{"id":"https://openalex.org/W4414197998","doi":"https://doi.org/10.1109/dac63849.2025.11132986","title":"MEEK: Re-thinking Heterogeneous Parallel Error Detection Architecture for Real-World OoO Superscalar Processors","display_name":"MEEK: Re-thinking Heterogeneous Parallel Error Detection Architecture for Real-World OoO Superscalar Processors","publication_year":2025,"publication_date":"2025-06-22","ids":{"openalex":"https://openalex.org/W4414197998","doi":"https://doi.org/10.1109/dac63849.2025.11132986"},"language":"en","primary_location":{"id":"doi:10.1109/dac63849.2025.11132986","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dac63849.2025.11132986","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 62nd ACM/IEEE Design Automation Conference (DAC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5102780663","display_name":"Zhe Jiang","orcid":"https://orcid.org/0000-0002-8509-3167"},"institutions":[{"id":"https://openalex.org/I4210124274","display_name":"Fraunhofer Institute for Integrated Circuits","ror":"https://ror.org/024ape423","country_code":"DE","type":"facility","lineage":["https://openalex.org/I4210124274","https://openalex.org/I4923324"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Zhe Jiang","raw_affiliation_strings":["South East University,National Center of Technology Innovation for EDA, School of Integrated Circuits,People’s Republic of China"],"affiliations":[{"raw_affiliation_string":"South East University,National Center of Technology Innovation for EDA, School of Integrated Circuits,People’s Republic of China","institution_ids":["https://openalex.org/I4210124274"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5076994806","display_name":"Minli Julie Liao","orcid":null},"institutions":[{"id":"https://openalex.org/I241749","display_name":"University of Cambridge","ror":"https://ror.org/013meh722","country_code":"GB","type":"education","lineage":["https://openalex.org/I241749"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Minli Liao","raw_affiliation_strings":["University of Cambridge,United Kingdom"],"affiliations":[{"raw_affiliation_string":"University of Cambridge,United Kingdom","institution_ids":["https://openalex.org/I241749"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5041446247","display_name":"Sam Ainsworth","orcid":"https://orcid.org/0000-0002-3726-0055"},"institutions":[{"id":"https://openalex.org/I98677209","display_name":"University of Edinburgh","ror":"https://ror.org/01nrxwf90","country_code":"GB","type":"education","lineage":["https://openalex.org/I98677209"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Sam Ainsworth","raw_affiliation_strings":["University of Edinburgh,United Kingdom"],"affiliations":[{"raw_affiliation_string":"University of Edinburgh,United Kingdom","institution_ids":["https://openalex.org/I98677209"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5116349631","display_name":"Dean You","orcid":null},"institutions":[{"id":"https://openalex.org/I4210124274","display_name":"Fraunhofer Institute for Integrated Circuits","ror":"https://ror.org/024ape423","country_code":"DE","type":"facility","lineage":["https://openalex.org/I4210124274","https://openalex.org/I4923324"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Dean You","raw_affiliation_strings":["South East University,National Center of Technology Innovation for EDA, School of Integrated Circuits,People’s Republic of China"],"affiliations":[{"raw_affiliation_string":"South East University,National Center of Technology Innovation for EDA, School of Integrated Circuits,People’s Republic of China","institution_ids":["https://openalex.org/I4210124274"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5047443783","display_name":"Timothy M. Jones","orcid":"https://orcid.org/0000-0002-4114-7661"},"institutions":[{"id":"https://openalex.org/I241749","display_name":"University of Cambridge","ror":"https://ror.org/013meh722","country_code":"GB","type":"education","lineage":["https://openalex.org/I241749"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Timothy Jones","raw_affiliation_strings":["University of Cambridge,United Kingdom"],"affiliations":[{"raw_affiliation_string":"University of Cambridge,United Kingdom","institution_ids":["https://openalex.org/I241749"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5102780663"],"corresponding_institution_ids":["https://openalex.org/I4210124274"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.28046319,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"7"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9894000291824341,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9886000156402588,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.565500020980835},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.5501000285148621},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.44339999556541443},{"id":"https://openalex.org/keywords/superscalar","display_name":"Superscalar","score":0.40549999475479126},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.39169999957084656},{"id":"https://openalex.org/keywords/simple","display_name":"Simple (philosophy)","score":0.3675999939441681},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.35600000619888306},{"id":"https://openalex.org/keywords/branch-predictor","display_name":"Branch predictor","score":0.3375000059604645}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8011000156402588},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.565500020980835},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.5501000285148621},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5181000232696533},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.44339999556541443},{"id":"https://openalex.org/C147101560","wikidata":"https://www.wikidata.org/wiki/Q1045706","display_name":"Superscalar","level":2,"score":0.40549999475479126},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.39169999957084656},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.38909998536109924},{"id":"https://openalex.org/C2780586882","wikidata":"https://www.wikidata.org/wiki/Q7520643","display_name":"Simple (philosophy)","level":2,"score":0.3675999939441681},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.35600000619888306},{"id":"https://openalex.org/C168522837","wikidata":"https://www.wikidata.org/wiki/Q679552","display_name":"Branch predictor","level":2,"score":0.3375000059604645},{"id":"https://openalex.org/C103088060","wikidata":"https://www.wikidata.org/wiki/Q1062839","display_name":"Error detection and correction","level":2,"score":0.32010000944137573},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.28619998693466187},{"id":"https://openalex.org/C2776088427","wikidata":"https://www.wikidata.org/wiki/Q378859","display_name":"Pattern detection","level":2,"score":0.2847000062465668},{"id":"https://openalex.org/C106515295","wikidata":"https://www.wikidata.org/wiki/Q26806595","display_name":"Parallel processing","level":2,"score":0.28380000591278076},{"id":"https://openalex.org/C35869016","wikidata":"https://www.wikidata.org/wiki/Q846636","display_name":"Software architecture","level":3,"score":0.27950000762939453},{"id":"https://openalex.org/C199519371","wikidata":"https://www.wikidata.org/wiki/Q942695","display_name":"Source lines of code","level":3,"score":0.27730000019073486},{"id":"https://openalex.org/C2781172179","wikidata":"https://www.wikidata.org/wiki/Q853109","display_name":"Parallelism (grammar)","level":2,"score":0.26109999418258667},{"id":"https://openalex.org/C34165917","wikidata":"https://www.wikidata.org/wiki/Q188267","display_name":"Programming paradigm","level":2,"score":0.25780001282691956},{"id":"https://openalex.org/C141331961","wikidata":"https://www.wikidata.org/wiki/Q2164465","display_name":"Speculative execution","level":2,"score":0.25519999861717224},{"id":"https://openalex.org/C1009929","wikidata":"https://www.wikidata.org/wiki/Q179550","display_name":"Software bug","level":3,"score":0.2500999867916107}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dac63849.2025.11132986","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dac63849.2025.11132986","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 62nd ACM/IEEE Design Automation Conference (DAC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":30,"referenced_works":["https://openalex.org/W1597576211","https://openalex.org/W1956927923","https://openalex.org/W1964471912","https://openalex.org/W1972304371","https://openalex.org/W1986905947","https://openalex.org/W2036853599","https://openalex.org/W2097757592","https://openalex.org/W2106864957","https://openalex.org/W2114626867","https://openalex.org/W2116059696","https://openalex.org/W2118582701","https://openalex.org/W2131846601","https://openalex.org/W2147657366","https://openalex.org/W2402686027","https://openalex.org/W2528344430","https://openalex.org/W2531690092","https://openalex.org/W2612094043","https://openalex.org/W2809893061","https://openalex.org/W2884267664","https://openalex.org/W2884663571","https://openalex.org/W2887699125","https://openalex.org/W2950730845","https://openalex.org/W2969767631","https://openalex.org/W3004493283","https://openalex.org/W3092347650","https://openalex.org/W3138190107","https://openalex.org/W4248366186","https://openalex.org/W4248445118","https://openalex.org/W4285225823","https://openalex.org/W4293025044"],"related_works":[],"abstract_inverted_index":{"Heterogeneous":[0],"parallel":[1],"error":[2],"detection":[3,92],"is":[4],"an":[5,62],"approach":[6],"to":[7,15,41,69,111],"achieving":[8],"fault-tolerant":[9],"processors,":[10],"leveraging":[11],"multiple":[12],"power-efficient":[13],"cores":[14,46],"re-execute":[16],"software":[17,119],"originally":[18],"run":[19],"on":[20],"a":[21,112,122],"high-performance":[22],"core.":[23],"Yet,":[24],"its":[25],"complex":[26],"components,":[27],"gathering":[28],"data":[29],"cross-chip":[30],"from":[31,65],"many":[32],"parts":[33],"of":[34,39,125,130],"the":[35,56,70],"core,":[36,116],"raise":[37],"questions":[38],"how":[40],"build":[42,55],"it":[43],"into":[44,61],"commodity":[45],"without":[47],"heavy":[48],"design":[49],"invasion":[50],"and":[51,67,72,77,80,86,121],"extensive":[52],"re-engineering.":[53],"We":[54,75],"first":[57],"full-RTL":[58],"design,":[59],"MEEK,":[60],"open-source":[63],"SoC,":[64],"microarchitecture":[66],"ISA":[68],"OS":[71],"programming":[73],"model.":[74],"identify":[76],"solve":[78],"bottlenecks":[79],"bugs":[81],"overlooked":[82],"in":[83],"previous":[84],"work,":[85],"demonstrate":[87],"that":[88],"MEEK":[89,106],"offers":[90],"microsecond-level":[91],"capacity":[93],"with":[94],"affordable":[95],"overheads.":[96],"By":[97],"trading":[98],"off":[99],"architectural":[100],"functionalities":[101],"across":[102],"codesigned":[103],"hardware-software":[104],"layers,":[105,120],"features":[107],"only":[108],"light":[109],"changes":[110],"mature":[113],"out-of-order":[114],"superscalar":[115],"simple":[117],"coordinating":[118],"few":[123],"lines":[124],"operating-system":[126],"code.":[127],"The":[128],"Repo.":[129],"MEEK\u2019s":[131],"source":[132],"code:":[133],"https://github.com/SEU-ACAL/reproduce-MEEK-DAC-25":[134]},"counts_by_year":[],"updated_date":"2026-03-07T16:01:11.037858","created_date":"2025-10-10T00:00:00"}