{"id":"https://openalex.org/W4414198541","doi":"https://doi.org/10.1109/dac63849.2025.11132942","title":"On Design Space Exploration of Cache System in Multi-Chiplet Systems","display_name":"On Design Space Exploration of Cache System in Multi-Chiplet Systems","publication_year":2025,"publication_date":"2025-06-22","ids":{"openalex":"https://openalex.org/W4414198541","doi":"https://doi.org/10.1109/dac63849.2025.11132942"},"language":"en","primary_location":{"id":"doi:10.1109/dac63849.2025.11132942","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dac63849.2025.11132942","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 62nd ACM/IEEE Design Automation Conference (DAC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100725798","display_name":"Yan Zhang","orcid":"https://orcid.org/0000-0002-5722-879X"},"institutions":[{"id":"https://openalex.org/I76130692","display_name":"Zhejiang University","ror":"https://ror.org/00a2xv884","country_code":"CN","type":"education","lineage":["https://openalex.org/I76130692"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Yan Zhang","raw_affiliation_strings":["Zhejiang University,State Key Laboratory of Blockchain and Data Security,Hangzhou,China"],"affiliations":[{"raw_affiliation_string":"Zhejiang University,State Key Laboratory of Blockchain and Data Security,Hangzhou,China","institution_ids":["https://openalex.org/I76130692"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045326324","display_name":"Xiaohang Wang","orcid":"https://orcid.org/0000-0002-2263-5643"},"institutions":[{"id":"https://openalex.org/I76130692","display_name":"Zhejiang University","ror":"https://ror.org/00a2xv884","country_code":"CN","type":"education","lineage":["https://openalex.org/I76130692"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiaohang Wang","raw_affiliation_strings":["Zhejiang University,State Key Laboratory of Blockchain and Data Security,Hangzhou,China"],"affiliations":[{"raw_affiliation_string":"Zhejiang University,State Key Laboratory of Blockchain and Data Security,Hangzhou,China","institution_ids":["https://openalex.org/I76130692"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5069124655","display_name":"Yingtao Jiang","orcid":"https://orcid.org/0000-0001-7453-9365"},"institutions":[{"id":"https://openalex.org/I133999245","display_name":"University of Nevada, Las Vegas","ror":"https://ror.org/0406gha72","country_code":"US","type":"education","lineage":["https://openalex.org/I133999245"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yingtao Jiang","raw_affiliation_strings":["University of Nevada,Las Vegas,USA"],"affiliations":[{"raw_affiliation_string":"University of Nevada,Las Vegas,USA","institution_ids":["https://openalex.org/I133999245"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5060848060","display_name":"Amit Kumar Singh","orcid":"https://orcid.org/0000-0003-2056-0569"},"institutions":[{"id":"https://openalex.org/I110002522","display_name":"University of Essex","ror":"https://ror.org/02nkf1q06","country_code":"GB","type":"education","lineage":["https://openalex.org/I110002522"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Amit Kumar Singh","raw_affiliation_strings":["University of Essex,Colchester,UK"],"affiliations":[{"raw_affiliation_string":"University of Essex,Colchester,UK","institution_ids":["https://openalex.org/I110002522"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5100725798"],"corresponding_institution_ids":["https://openalex.org/I76130692"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.27710558,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"7"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9900000095367432,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9900000095367432,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10715","display_name":"Distributed and Parallel Computing Systems","score":0.9656000137329102,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9503999948501587,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.8073999881744385},{"id":"https://openalex.org/keywords/cache-oblivious-algorithm","display_name":"Cache-oblivious algorithm","score":0.6996999979019165},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.6899999976158142},{"id":"https://openalex.org/keywords/cache-pollution","display_name":"Cache pollution","score":0.6424000263214111},{"id":"https://openalex.org/keywords/cache-coloring","display_name":"Cache coloring","score":0.6061999797821045},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.5870000123977661},{"id":"https://openalex.org/keywords/cache-invalidation","display_name":"Cache invalidation","score":0.5788999795913696},{"id":"https://openalex.org/keywords/smart-cache","display_name":"Smart Cache","score":0.5250999927520752}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8384000062942505},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.8073999881744385},{"id":"https://openalex.org/C59687516","wikidata":"https://www.wikidata.org/wiki/Q5015938","display_name":"Cache-oblivious algorithm","level":5,"score":0.6996999979019165},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.6899999976158142},{"id":"https://openalex.org/C113166858","wikidata":"https://www.wikidata.org/wiki/Q5015981","display_name":"Cache pollution","level":5,"score":0.6424000263214111},{"id":"https://openalex.org/C201148951","wikidata":"https://www.wikidata.org/wiki/Q5015976","display_name":"Cache coloring","level":4,"score":0.6061999797821045},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.5870000123977661},{"id":"https://openalex.org/C25536678","wikidata":"https://www.wikidata.org/wiki/Q5015977","display_name":"Cache invalidation","level":5,"score":0.5788999795913696},{"id":"https://openalex.org/C167713795","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"Smart Cache","level":5,"score":0.5250999927520752},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5218999981880188},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.5098000168800354},{"id":"https://openalex.org/C2778100165","wikidata":"https://www.wikidata.org/wiki/Q1589327","display_name":"Memory hierarchy","level":3,"score":0.47699999809265137},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.4050000011920929},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.39160001277923584},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.3644999861717224},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3416000008583069},{"id":"https://openalex.org/C31170391","wikidata":"https://www.wikidata.org/wiki/Q188619","display_name":"Hierarchy","level":2,"score":0.33709999918937683},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.31369999051094055},{"id":"https://openalex.org/C36340418","wikidata":"https://www.wikidata.org/wiki/Q7124288","display_name":"Page cache","level":5,"score":0.30799999833106995},{"id":"https://openalex.org/C137836250","wikidata":"https://www.wikidata.org/wiki/Q984063","display_name":"Optimization problem","level":2,"score":0.3043000102043152},{"id":"https://openalex.org/C3720319","wikidata":"https://www.wikidata.org/wiki/Q5015937","display_name":"Cache-only memory architecture","level":5,"score":0.29919999837875366},{"id":"https://openalex.org/C31352089","wikidata":"https://www.wikidata.org/wiki/Q3750474","display_name":"Systems design","level":2,"score":0.26570001244544983},{"id":"https://openalex.org/C104060986","wikidata":"https://www.wikidata.org/wiki/Q180046","display_name":"Space exploration","level":2,"score":0.2524000108242035}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dac63849.2025.11132942","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dac63849.2025.11132942","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 62nd ACM/IEEE Design Automation Conference (DAC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"},{"id":"https://openalex.org/F4320335787","display_name":"Fundamental Research Funds for the Central Universities","ror":null},{"id":"https://openalex.org/F4320337504","display_name":"Research and Development","ror":"https://ror.org/027s68j25"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1984509316","https://openalex.org/W2054929864","https://openalex.org/W3006667757","https://openalex.org/W3111366804","https://openalex.org/W3128413462","https://openalex.org/W3187788856","https://openalex.org/W4214898277","https://openalex.org/W4220980777","https://openalex.org/W4288076154","https://openalex.org/W4296209134","https://openalex.org/W4389166699","https://openalex.org/W4392719523"],"related_works":[],"abstract_inverted_index":{"While":[0],"multi-chiplet":[1,248],"based":[2,249],"many-core":[3,250],"systems":[4],"have":[5],"emerged":[6],"as":[7,63,96,137],"a":[8,118,173],"viable":[9],"solution":[10],"for":[11,44,124,242],"heterogeneous":[12],"integration":[13],"and":[14,17,27,32,86,98,134,142,164,187,206,218,223],"addressing":[15],"manufacturing":[16],"technological":[18],"challenges":[19],"in":[20,69,246],"the":[21,35,38,64,70,72,109,155,200,236,239],"post-Moore\u2019s":[22],"Law":[23],"era,":[24],"their":[25],"design":[26,51,91,110,120],"optimization":[28,55,151,175],"remain":[29],"highly":[30],"complex":[31],"challenging.":[33],"Among":[34],"various":[36],"subsystems,":[37],"cache":[39,81,103,125,131,140,184,244],"hierarchy":[40,79,141],"has":[41],"significant":[42],"implications":[43],"overall":[45],"system":[46],"performance,":[47],"yet":[48],"its":[49],"vast":[50],"space":[52,92,121],"presents":[53],"substantial":[54],"challenges.":[56],"This":[57,168],"complexity":[58],"arises":[59],"from":[60],"factors":[61],"such":[62,95],"large":[65],"number":[66,73],"of":[67,74,139,238],"chiplets":[68],"system,":[71],"cores":[75],"per":[76],"chiplet,":[77],"memory":[78,158],"variations,":[80],"size":[82],"variability,":[83],"caching":[84],"strategies,":[85],"inter-chiplet":[87,189],"interconnection":[88,144,190],"networks.":[89],"Existing":[90],"exploration":[93,122],"methods,":[94],"NN-Baton":[97],"IntLP,":[99],"fail":[100],"to":[101,153,211,214],"optimize":[102],"subsystem":[104,126,185],"performance":[105],"or":[106],"thoroughly":[107],"explore":[108],"space.":[111],"To":[112],"address":[113],"these":[114],"limitations,":[115],"we":[116],"propose":[117],"novel":[119],"method":[123,198,241],"optimization.":[127,192],"Our":[128],"approach":[129],"models":[130],"miss":[132],"rates":[133],"network":[135,145,191],"latency":[136],"functions":[138],"inter-/intra-chiplet":[143],"parameters.":[146],"We":[147],"then":[148],"define":[149],"an":[150],"problem":[152,169],"minimize":[154],"concurrent":[156],"average":[157],"access":[159],"time":[160,203],"(C-AMAT)":[161],"under":[162],"cost":[163],"power":[165],"consumption":[166],"constraints.":[167],"is":[170],"addressed":[171],"using":[172],"bilevel":[174],"algorithm,":[176],"which":[177],"iteratively":[178],"solves":[179],"two":[180],"independent":[181],"subproblems:":[182],"(1)":[183],"optimization,":[186],"(2)":[188],"Experimental":[193],"results":[194,234],"show":[195],"that":[196],"our":[197],"reduces":[199],"application":[201],"execution":[202],"by":[204,224],"39.7%":[205],"39.2%,":[207],"on":[208],"average,":[209],"compared":[210],"architectures":[212],"similar":[213],"AMD":[215],"Zen":[216],"4":[217],"Intel":[219],"Sapphire":[220],"Rapids,":[221],"respectively,":[222],"$\\mathbf{2":[225],"5":[226],".":[227],"9":[228],"1":[229],"\\%}$":[230],"over":[231],"IntLP.":[232],"These":[233],"underscore":[235],"potential":[237],"proposed":[240],"optimizing":[243],"subsystems":[245],"future":[247],"systems.":[251]},"counts_by_year":[],"updated_date":"2026-04-09T08:11:56.329763","created_date":"2025-10-10T00:00:00"}