{"id":"https://openalex.org/W4414197144","doi":"https://doi.org/10.1109/dac63849.2025.11132920","title":"DSPlacer: DSP Placement for FPGA-based CNN Accelerator","display_name":"DSPlacer: DSP Placement for FPGA-based CNN Accelerator","publication_year":2025,"publication_date":"2025-06-22","ids":{"openalex":"https://openalex.org/W4414197144","doi":"https://doi.org/10.1109/dac63849.2025.11132920"},"language":"en","primary_location":{"id":"doi:10.1109/dac63849.2025.11132920","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dac63849.2025.11132920","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 62nd ACM/IEEE Design Automation Conference (DAC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5108579097","display_name":"Baohui Xie","orcid":null},"institutions":[{"id":"https://openalex.org/I4210116924","display_name":"Chinese University of Hong Kong, Shenzhen","ror":"https://ror.org/02d5ks197","country_code":"CN","type":"education","lineage":["https://openalex.org/I177725633","https://openalex.org/I180726961","https://openalex.org/I4210116924"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Baohui Xie","raw_affiliation_strings":["Chinese University of Hong Kong,Shenzhen"],"affiliations":[{"raw_affiliation_string":"Chinese University of Hong Kong,Shenzhen","institution_ids":["https://openalex.org/I4210116924"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101361738","display_name":"Xinrui Zhu","orcid":null},"institutions":[{"id":"https://openalex.org/I4210116924","display_name":"Chinese University of Hong Kong, Shenzhen","ror":"https://ror.org/02d5ks197","country_code":"CN","type":"education","lineage":["https://openalex.org/I177725633","https://openalex.org/I180726961","https://openalex.org/I4210116924"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xinrui Zhu","raw_affiliation_strings":["Chinese University of Hong Kong,Shenzhen"],"affiliations":[{"raw_affiliation_string":"Chinese University of Hong Kong,Shenzhen","institution_ids":["https://openalex.org/I4210116924"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101559520","display_name":"Zhiyuan Lu","orcid":"https://orcid.org/0000-0001-7329-5477"},"institutions":[{"id":"https://openalex.org/I4210116924","display_name":"Chinese University of Hong Kong, Shenzhen","ror":"https://ror.org/02d5ks197","country_code":"CN","type":"education","lineage":["https://openalex.org/I177725633","https://openalex.org/I180726961","https://openalex.org/I4210116924"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhiyuan Lu","raw_affiliation_strings":["Chinese University of Hong Kong,Shenzhen"],"affiliations":[{"raw_affiliation_string":"Chinese University of Hong Kong,Shenzhen","institution_ids":["https://openalex.org/I4210116924"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101848345","display_name":"Yuan Pu","orcid":"https://orcid.org/0000-0002-1322-5642"},"institutions":[{"id":"https://openalex.org/I177725633","display_name":"Chinese University of Hong Kong","ror":"https://ror.org/00t33hh48","country_code":"CN","type":"education","lineage":["https://openalex.org/I177725633"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yuan Pu","raw_affiliation_strings":["Chinese University of Hong Kong"],"affiliations":[{"raw_affiliation_string":"Chinese University of Hong Kong","institution_ids":["https://openalex.org/I177725633"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5034560014","display_name":"Tingzeng Wu","orcid":"https://orcid.org/0000-0003-2488-9775"},"institutions":[{"id":"https://openalex.org/I4210116924","display_name":"Chinese University of Hong Kong, Shenzhen","ror":"https://ror.org/02d5ks197","country_code":"CN","type":"education","lineage":["https://openalex.org/I177725633","https://openalex.org/I180726961","https://openalex.org/I4210116924"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Tongkai Wu","raw_affiliation_strings":["Chinese University of Hong Kong,Shenzhen"],"affiliations":[{"raw_affiliation_string":"Chinese University of Hong Kong,Shenzhen","institution_ids":["https://openalex.org/I4210116924"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5071736086","display_name":"Xiaofeng Zou","orcid":"https://orcid.org/0000-0002-5823-6345"},"institutions":[{"id":"https://openalex.org/I4210144487","display_name":"Cloud Computing Center","ror":"https://ror.org/04aa0zm65","country_code":"CN","type":"facility","lineage":["https://openalex.org/I4210144487"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiaofeng Zou","raw_affiliation_strings":["Shandong Yunhai Guochuang Cloud Computing Equipment Industry Innovation Co., Ltd"],"affiliations":[{"raw_affiliation_string":"Shandong Yunhai Guochuang Cloud Computing Equipment Industry Innovation Co., Ltd","institution_ids":["https://openalex.org/I4210144487"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5051340429","display_name":"Bei Yu","orcid":"https://orcid.org/0000-0001-6406-4810"},"institutions":[{"id":"https://openalex.org/I177725633","display_name":"Chinese University of Hong Kong","ror":"https://ror.org/00t33hh48","country_code":"CN","type":"education","lineage":["https://openalex.org/I177725633"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Bei Yu","raw_affiliation_strings":["Chinese University of Hong Kong"],"affiliations":[{"raw_affiliation_string":"Chinese University of Hong Kong","institution_ids":["https://openalex.org/I177725633"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5022945347","display_name":"Tinghuan Chen","orcid":"https://orcid.org/0000-0002-9195-6619"},"institutions":[{"id":"https://openalex.org/I4210116924","display_name":"Chinese University of Hong Kong, Shenzhen","ror":"https://ror.org/02d5ks197","country_code":"CN","type":"education","lineage":["https://openalex.org/I177725633","https://openalex.org/I180726961","https://openalex.org/I4210116924"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Tinghuan Chen","raw_affiliation_strings":["Chinese University of Hong Kong,Shenzhen"],"affiliations":[{"raw_affiliation_string":"Chinese University of Hong Kong,Shenzhen","institution_ids":["https://openalex.org/I4210116924"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":8,"corresponding_author_ids":["https://openalex.org/A5108579097"],"corresponding_institution_ids":["https://openalex.org/I4210116924"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.2784447,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"7"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9951000213623047,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9951000213623047,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9872999787330627,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":0.9865000247955322,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/datapath","display_name":"Datapath","score":0.9674000144004822},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.7246999740600586},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6403999924659729},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.5257999897003174},{"id":"https://openalex.org/keywords/context","display_name":"Context (archaeology)","score":0.49959999322891235},{"id":"https://openalex.org/keywords/netlist","display_name":"Netlist","score":0.4108999967575073},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.3626999855041504},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.3504999876022339},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.3472999930381775}],"concepts":[{"id":"https://openalex.org/C2781198647","wikidata":"https://www.wikidata.org/wiki/Q1633673","display_name":"Datapath","level":2,"score":0.9674000144004822},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7631999850273132},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.7246999740600586},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6403999924659729},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5971999764442444},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5307999849319458},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.5257999897003174},{"id":"https://openalex.org/C2779343474","wikidata":"https://www.wikidata.org/wiki/Q3109175","display_name":"Context (archaeology)","level":2,"score":0.49959999322891235},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.42260000109672546},{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.4108999967575073},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.3626999855041504},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.3504999876022339},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.3472999930381775},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.3467000126838684},{"id":"https://openalex.org/C132525143","wikidata":"https://www.wikidata.org/wiki/Q141488","display_name":"Graph","level":2,"score":0.3353999853134155},{"id":"https://openalex.org/C56086750","wikidata":"https://www.wikidata.org/wiki/Q6042592","display_name":"Integer programming","level":2,"score":0.33070001006126404},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.328900009393692},{"id":"https://openalex.org/C114237110","wikidata":"https://www.wikidata.org/wiki/Q114901","display_name":"Gate array","level":3,"score":0.3158999979496002},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.3133000135421753},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.30979999899864197},{"id":"https://openalex.org/C81363708","wikidata":"https://www.wikidata.org/wiki/Q17084460","display_name":"Convolutional neural network","level":2,"score":0.3061000108718872},{"id":"https://openalex.org/C2780575108","wikidata":"https://www.wikidata.org/wiki/Q7316652","display_name":"Retargeting","level":2,"score":0.29249998927116394},{"id":"https://openalex.org/C161611012","wikidata":"https://www.wikidata.org/wiki/Q106370","display_name":"Digital signal processor","level":3,"score":0.267300009727478},{"id":"https://openalex.org/C127879752","wikidata":"https://www.wikidata.org/wiki/Q3390760","display_name":"Place and route","level":3,"score":0.2669000029563904},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.26570001244544983},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.2628999948501587},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.2558000087738037},{"id":"https://openalex.org/C74193536","wikidata":"https://www.wikidata.org/wiki/Q574844","display_name":"Kernel (algebra)","level":2,"score":0.2556999921798706},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.2549999952316284},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.25369998812675476},{"id":"https://openalex.org/C2777062904","wikidata":"https://www.wikidata.org/wiki/Q545406","display_name":"Toolchain","level":3,"score":0.25040000677108765}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dac63849.2025.11132920","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dac63849.2025.11132920","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 62nd ACM/IEEE Design Automation Conference (DAC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":30,"referenced_works":["https://openalex.org/W1972393920","https://openalex.org/W2018351041","https://openalex.org/W2074520226","https://openalex.org/W2083781912","https://openalex.org/W2106858379","https://openalex.org/W2132022337","https://openalex.org/W2220804834","https://openalex.org/W2520083297","https://openalex.org/W2533722497","https://openalex.org/W2535860792","https://openalex.org/W2584311934","https://openalex.org/W2738078952","https://openalex.org/W2801898382","https://openalex.org/W2942756726","https://openalex.org/W2944824859","https://openalex.org/W2962856739","https://openalex.org/W3033033241","https://openalex.org/W3126239744","https://openalex.org/W3161949271","https://openalex.org/W3216472574","https://openalex.org/W4200068975","https://openalex.org/W4200509266","https://openalex.org/W4223904257","https://openalex.org/W4242167445","https://openalex.org/W4245688993","https://openalex.org/W4250708204","https://openalex.org/W4389166770","https://openalex.org/W4392543829","https://openalex.org/W4395097650","https://openalex.org/W4401211242"],"related_works":[],"abstract_inverted_index":{"Deploying":[0],"convolutional":[1,106],"neural":[2],"networks":[3],"(CNNs)":[4],"on":[5,163],"hardware":[6],"platforms":[7],"like":[8],"Field":[9],"Programmable":[10],"Gate":[11],"Arrays":[12],"(FPGAs)":[13],"has":[14,160],"garnered":[15],"significant":[16],"attention":[17],"due":[18],"to":[19,52,92,140],"their":[20],"inherent":[21],"flexibility":[22],"and":[23,39,117,145,155,167,174,189,195],"parallelism.":[24],"Achieving":[25],"optimal":[26],"timing":[27,94],"closure":[28],"remains":[29],"a":[30,65,142],"critical":[31],"challenge,":[32],"as":[33],"placement":[34,54,68,88],"directly":[35],"impacts":[36],"clock":[37],"frequency":[38],"throughput.":[40],"Existing":[41],"approaches":[42],"often":[43],"face":[44],"scalability":[45],"issues":[46],"with":[47],"large":[48],"designs":[49],"or":[50],"fail":[51],"formalize":[53],"rules":[55],"into":[56],"automated":[57],"algorithms.":[58],"In":[59],"this":[60],"paper,":[61],"we":[62],"propose":[63],"DSPlacer,":[64],"novel":[66],"DSP":[67,109,111,115,134],"framework":[69,159],"designed":[70],"for":[71,132],"diverse":[72],"CNN":[73],"accelerator":[74],"architectures":[75],"in":[76],"the":[77,87,152],"context":[78],"of":[79,89],"FPGA":[80],"design.":[81],"The":[82,158],"proposed":[83],"approach":[84],"iteratively":[85],"optimizes":[86],"datapath":[90,108,133,138,149],"DSPs":[91,139],"enhance":[93],"performance.":[95],"To":[96],"achieve":[97,141],"this,":[98],"DSPlacer":[99,181],"integrates":[100],"several":[101],"advanced":[102],"techniques,":[103],"including":[104],"graph":[105,112],"network-based":[107],"identification,":[110],"construction,":[113],"min-cost-flow":[114],"assignment,":[116],"integer":[118],"linear":[119],"programming":[120],"(ILP)-based":[121],"cascade":[122],"constraint":[123],"legalization.":[124],"These":[125],"techniques":[126],"collectively":[127],"address":[128],"two":[129],"key":[130],"requirements":[131],"placement:":[135],"(1)":[136],"cascading":[137],"compact":[143],"layout,":[144],"(2)":[146],"preserving":[147],"direct":[148],"information":[150],"between":[151],"processing":[153],"system":[154],"programmable":[156],"logic.":[157],"been":[161],"evaluated":[162],"multiple":[164],"academic":[165],"benchmarks":[166],"compared":[168],"against":[169],"AMD":[170],"Xilinx":[171],"Vivado":[172],"2020.2":[173],"AMF-Placer":[175],"2.0.":[176],"Experimental":[177],"results":[178],"demonstrate":[179],"that":[180],"improves":[182],"Worst":[183],"Negative":[184],"Slack":[185],"(WNS)":[186],"by":[187],"32%":[188],"65%,":[190],"respectively,":[191],"highlighting":[192],"its":[193],"efficacy":[194],"superiority.":[196]},"counts_by_year":[],"updated_date":"2026-03-07T16:01:11.037858","created_date":"2025-10-10T00:00:00"}