{"id":"https://openalex.org/W4414198979","doi":"https://doi.org/10.1109/dac63849.2025.11132857","title":"PatternPaint: Practical Layout Pattern Generation Using Diffusion-Based Inpainting","display_name":"PatternPaint: Practical Layout Pattern Generation Using Diffusion-Based Inpainting","publication_year":2025,"publication_date":"2025-06-22","ids":{"openalex":"https://openalex.org/W4414198979","doi":"https://doi.org/10.1109/dac63849.2025.11132857"},"language":"en","primary_location":{"id":"doi:10.1109/dac63849.2025.11132857","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dac63849.2025.11132857","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 62nd ACM/IEEE Design Automation Conference (DAC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5023351465","display_name":"G.-S. Zhou","orcid":"https://orcid.org/0000-0002-6840-7160"},"institutions":[{"id":"https://openalex.org/I170897317","display_name":"Duke University","ror":"https://ror.org/00py81415","country_code":"US","type":"education","lineage":["https://openalex.org/I170897317"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Guanglei Zhou","raw_affiliation_strings":["Duke University,Dept. of Electrical & Computer Engineering,Durham,USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Duke University,Dept. of Electrical & Computer Engineering,Durham,USA","institution_ids":["https://openalex.org/I170897317"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5107628746","display_name":"Bhargav Korrapati","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Bhargav Korrapati","raw_affiliation_strings":["Intel Corporation,Hillsboro,USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation,Hillsboro,USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5080942398","display_name":"Gaurav Rajavendra Reddy","orcid":"https://orcid.org/0000-0002-1259-4913"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Gaurav Rajavendra Reddy","raw_affiliation_strings":["Intel Corporation,Hillsboro,USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation,Hillsboro,USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5028018784","display_name":"Chen-Chia Chang","orcid":"https://orcid.org/0000-0003-3115-0733"},"institutions":[{"id":"https://openalex.org/I170897317","display_name":"Duke University","ror":"https://ror.org/00py81415","country_code":"US","type":"education","lineage":["https://openalex.org/I170897317"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Chen-Chia Chang","raw_affiliation_strings":["Duke University,Dept. of Electrical & Computer Engineering,Durham,USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Duke University,Dept. of Electrical & Computer Engineering,Durham,USA","institution_ids":["https://openalex.org/I170897317"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024467177","display_name":"Jingyu Pan","orcid":"https://orcid.org/0000-0002-7187-5205"},"institutions":[{"id":"https://openalex.org/I170897317","display_name":"Duke University","ror":"https://ror.org/00py81415","country_code":"US","type":"education","lineage":["https://openalex.org/I170897317"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jingyu Pan","raw_affiliation_strings":["Duke University,Dept. of Electrical & Computer Engineering,Durham,USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Duke University,Dept. of Electrical & Computer Engineering,Durham,USA","institution_ids":["https://openalex.org/I170897317"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101985495","display_name":"Jiang Hu","orcid":"https://orcid.org/0000-0001-9356-2990"},"institutions":[{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jiang Hu","raw_affiliation_strings":["TAMU, College Station,Dept. of Electrical & Computer Engineering,USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"TAMU, College Station,Dept. of Electrical & Computer Engineering,USA","institution_ids":["https://openalex.org/I91045830"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058073627","display_name":"Yiran Chen","orcid":"https://orcid.org/0000-0002-1486-8412"},"institutions":[{"id":"https://openalex.org/I170897317","display_name":"Duke University","ror":"https://ror.org/00py81415","country_code":"US","type":"education","lineage":["https://openalex.org/I170897317"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yiran Chen","raw_affiliation_strings":["Duke University,Dept. of Electrical & Computer Engineering,Durham,USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Duke University,Dept. of Electrical & Computer Engineering,Durham,USA","institution_ids":["https://openalex.org/I170897317"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5044584364","display_name":"Dipto G. Thakurta","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Dipto G. Thakurta","raw_affiliation_strings":["Intel Corporation,Hillsboro,USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation,Hillsboro,USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":8,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.9845,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.76132194,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"7"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10719","display_name":"3D Shape Modeling and Analysis","score":0.9848999977111816,"subfield":{"id":"https://openalex.org/subfields/2206","display_name":"Computational Mechanics"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10719","display_name":"3D Shape Modeling and Analysis","score":0.9848999977111816,"subfield":{"id":"https://openalex.org/subfields/2206","display_name":"Computational Mechanics"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10481","display_name":"Computer Graphics and Visualization Techniques","score":0.9814000129699707,"subfield":{"id":"https://openalex.org/subfields/1704","display_name":"Computer Graphics and Computer-Aided Design"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10601","display_name":"Handwritten Text Recognition Techniques","score":0.9775999784469604,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/inpainting","display_name":"Inpainting","score":0.6844000220298767},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.5827000141143799},{"id":"https://openalex.org/keywords/adaptability","display_name":"Adaptability","score":0.5170000195503235},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.3743000030517578},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.37279999256134033},{"id":"https://openalex.org/keywords/page-layout","display_name":"Page layout","score":0.35530000925064087},{"id":"https://openalex.org/keywords/interpretability","display_name":"Interpretability","score":0.3537999987602234},{"id":"https://openalex.org/keywords/limiting","display_name":"Limiting","score":0.336899995803833},{"id":"https://openalex.org/keywords/grid","display_name":"Grid","score":0.3181000053882599}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6873999834060669},{"id":"https://openalex.org/C11727466","wikidata":"https://www.wikidata.org/wiki/Q1628157","display_name":"Inpainting","level":3,"score":0.6844000220298767},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.5827000141143799},{"id":"https://openalex.org/C177606310","wikidata":"https://www.wikidata.org/wiki/Q5674297","display_name":"Adaptability","level":2,"score":0.5170000195503235},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.4878999888896942},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.3743000030517578},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.37279999256134033},{"id":"https://openalex.org/C188985296","wikidata":"https://www.wikidata.org/wiki/Q868954","display_name":"Page layout","level":2,"score":0.35530000925064087},{"id":"https://openalex.org/C2781067378","wikidata":"https://www.wikidata.org/wiki/Q17027399","display_name":"Interpretability","level":2,"score":0.3537999987602234},{"id":"https://openalex.org/C188198153","wikidata":"https://www.wikidata.org/wiki/Q1613840","display_name":"Limiting","level":2,"score":0.336899995803833},{"id":"https://openalex.org/C187691185","wikidata":"https://www.wikidata.org/wiki/Q2020720","display_name":"Grid","level":2,"score":0.3181000053882599},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.30570000410079956},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3046000003814697},{"id":"https://openalex.org/C62611344","wikidata":"https://www.wikidata.org/wiki/Q1062658","display_name":"Node (physics)","level":2,"score":0.29510000348091125},{"id":"https://openalex.org/C153180895","wikidata":"https://www.wikidata.org/wiki/Q7148389","display_name":"Pattern recognition (psychology)","level":2,"score":0.29510000348091125},{"id":"https://openalex.org/C127705205","wikidata":"https://www.wikidata.org/wiki/Q5748245","display_name":"Heuristics","level":2,"score":0.29429998993873596},{"id":"https://openalex.org/C14501506","wikidata":"https://www.wikidata.org/wiki/Q5253831","display_name":"Design pattern","level":2,"score":0.2872999906539917},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.28600001335144043},{"id":"https://openalex.org/C124101348","wikidata":"https://www.wikidata.org/wiki/Q172491","display_name":"Data mining","level":1,"score":0.27810001373291016},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.27459999918937683},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.2727999985218048},{"id":"https://openalex.org/C146054899","wikidata":"https://www.wikidata.org/wiki/Q181156","display_name":"Software design pattern","level":3,"score":0.27250000834465027},{"id":"https://openalex.org/C27362006","wikidata":"https://www.wikidata.org/wiki/Q272021","display_name":"Gestalt psychology","level":3,"score":0.26910001039505005},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.265500009059906},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.257999986410141},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.2563000023365021},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.2524999976158142},{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.25209999084472656}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dac63849.2025.11132857","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dac63849.2025.11132857","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 62nd ACM/IEEE Design Automation Conference (DAC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W2332219458","https://openalex.org/W2538780316","https://openalex.org/W2595751671","https://openalex.org/W2776520902","https://openalex.org/W2806976363","https://openalex.org/W2909831073","https://openalex.org/W2910093824","https://openalex.org/W2998417722","https://openalex.org/W3007628184","https://openalex.org/W3211757427","https://openalex.org/W4213282001","https://openalex.org/W4235262418","https://openalex.org/W4254271781","https://openalex.org/W4285548914","https://openalex.org/W4312121114","https://openalex.org/W4312497550","https://openalex.org/W4312933868","https://openalex.org/W4367307954","https://openalex.org/W4386072096","https://openalex.org/W4386763651","https://openalex.org/W4399487418","https://openalex.org/W4404133891","https://openalex.org/W4407114703"],"related_works":[],"abstract_inverted_index":{"Generating":[0],"diverse":[1],"VLSI":[2],"layout":[3,32,52,94,191],"patterns":[4,85,145],"is":[5,54,137],"essential":[6],"for":[7,13,31,190],"various":[8],"downstream":[9],"tasks":[10],"in":[11,146,194],"design":[12,16,151],"manufacturing,":[14],"as":[15],"rules":[17],"continually":[18],"evolve":[19],"during":[20],"the":[21,65,138,170,178],"development":[22],"of":[23,69,82,100],"new":[24,46,196],"technology":[25,47,131,197],"nodes.":[26,198],"However,":[27],"existing":[28],"training-based":[29],"methods":[30],"pattern":[33,95,192],"generation":[34,96,193],"rely":[35],"on":[36,113],"large":[37,60],"datasets.":[38],"In":[39],"practical":[40],"scenarios,":[41],"especially":[42],"when":[43],"developing":[44,195],"a":[45,78,98,104,114,129,160,183,187],"node,":[48],"obtaining":[49],"such":[50],"extensive":[51],"data":[53],"challenging.":[55],"Consequently,":[56],"training":[57,89],"models":[58],"with":[59,86,103,119],"datasets":[61],"becomes":[62],"impractical,":[63],"limiting":[64],"scalability":[66],"and":[67,158],"adaptability":[68],"prior":[70],"approaches.":[71],"To":[72],"this":[73],"end,":[74],"we":[75,109,185],"propose":[76],"PatternPaint,":[77],"diffusion-based":[79],"framework":[80],"capable":[81],"generating":[83],"legal":[84,144],"limited":[87],"design-rule-compliant":[88,122],"samples.":[90,123],"PatternPaint":[91],"simplifies":[92],"complex":[93,147],"into":[97],"series":[99],"inpainting":[101],"processes":[102],"template-based":[105],"denoising":[106],"scheme.":[107],"Furthermore,":[108],"perform":[110],"few-shot":[111,166],"finetuning":[112,167],"pretrained":[115,180],"image":[116],"foundation":[117],"model":[118,136],"only":[120,139],"20":[121],"Experimental":[124],"results":[125],"show":[126],"that":[127,141],"using":[128],"sub-3nm":[130],"node":[132],"(Intel":[133],"18A),":[134],"our":[135,165],"one":[140],"can":[142,168],"generate":[143],"2D":[148],"metal":[149],"interconnect":[150],"rule":[152],"settings":[153],"among":[154],"all":[155],"previous":[156],"works":[157],"achieves":[159],"high":[161],"diversity":[162],"score.":[163],"Additionally,":[164],"boost":[169],"legality":[171],"rate":[172],"by":[173],"1.87":[174],"X":[175],"compared":[176],"to":[177],"original":[179],"model.":[181],"As":[182],"result,":[184],"demonstrate":[186],"production-ready":[188],"approach":[189]},"counts_by_year":[{"year":2025,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}