{"id":"https://openalex.org/W4414198186","doi":"https://doi.org/10.1109/dac63849.2025.11132854","title":"KLiNQ: Knowledge Distillation-Assisted Lightweight Neural Network for Qubit Readout on FPGA","display_name":"KLiNQ: Knowledge Distillation-Assisted Lightweight Neural Network for Qubit Readout on FPGA","publication_year":2025,"publication_date":"2025-06-22","ids":{"openalex":"https://openalex.org/W4414198186","doi":"https://doi.org/10.1109/dac63849.2025.11132854"},"language":"en","primary_location":{"id":"doi:10.1109/dac63849.2025.11132854","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dac63849.2025.11132854","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 62nd ACM/IEEE Design Automation Conference (DAC)","raw_type":"proceedings-article"},"type":"preprint","indexed_in":["arxiv","crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://arxiv.org/pdf/2503.03544","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101873158","display_name":"Xiaorang Guo","orcid":"https://orcid.org/0000-0003-1697-817X"},"institutions":[{"id":"https://openalex.org/I62916508","display_name":"Technical University of Munich","ror":"https://ror.org/02kkvpp62","country_code":"DE","type":"education","lineage":["https://openalex.org/I62916508"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Xiaorang Guo","raw_affiliation_strings":["Technical University of Munich,Chair of Computer Architecture and Parallel Systems,Garching,Germany"],"affiliations":[{"raw_affiliation_string":"Technical University of Munich,Chair of Computer Architecture and Parallel Systems,Garching,Germany","institution_ids":["https://openalex.org/I62916508"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5093298444","display_name":"Tigran Bunarjyan","orcid":"https://orcid.org/0000-0003-4427-4284"},"institutions":[{"id":"https://openalex.org/I62916508","display_name":"Technical University of Munich","ror":"https://ror.org/02kkvpp62","country_code":"DE","type":"education","lineage":["https://openalex.org/I62916508"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Tigran Bunarjyan","raw_affiliation_strings":["Technical University of Munich,Chair of Computer Architecture and Parallel Systems,Garching,Germany"],"affiliations":[{"raw_affiliation_string":"Technical University of Munich,Chair of Computer Architecture and Parallel Systems,Garching,Germany","institution_ids":["https://openalex.org/I62916508"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101397326","display_name":"Dai Liu","orcid":"https://orcid.org/0000-0001-7794-6468"},"institutions":[{"id":"https://openalex.org/I62916508","display_name":"Technical University of Munich","ror":"https://ror.org/02kkvpp62","country_code":"DE","type":"education","lineage":["https://openalex.org/I62916508"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Dai Liu","raw_affiliation_strings":["Technical University of Munich,Chair of Computer Architecture and Parallel Systems,Garching,Germany"],"affiliations":[{"raw_affiliation_string":"Technical University of Munich,Chair of Computer Architecture and Parallel Systems,Garching,Germany","institution_ids":["https://openalex.org/I62916508"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5018871729","display_name":"Benjamin Lienhard","orcid":"https://orcid.org/0000-0001-5241-4131"},"institutions":[{"id":"https://openalex.org/I20089843","display_name":"Princeton University","ror":"https://ror.org/00hx57361","country_code":"US","type":"education","lineage":["https://openalex.org/I20089843"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Benjamin Lienhard","raw_affiliation_strings":["Princeton University,Department of Chemistry,Princeton,USA,NJ 08544"],"affiliations":[{"raw_affiliation_string":"Princeton University,Department of Chemistry,Princeton,USA,NJ 08544","institution_ids":["https://openalex.org/I20089843"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5082463526","display_name":"Martin Schulz","orcid":"https://orcid.org/0000-0003-4989-5207"},"institutions":[{"id":"https://openalex.org/I62916508","display_name":"Technical University of Munich","ror":"https://ror.org/02kkvpp62","country_code":"DE","type":"education","lineage":["https://openalex.org/I62916508"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Martin Schulz","raw_affiliation_strings":["Technical University of Munich,Chair of Computer Architecture and Parallel Systems,Garching,Germany"],"affiliations":[{"raw_affiliation_string":"Technical University of Munich,Chair of Computer Architecture and Parallel Systems,Garching,Germany","institution_ids":["https://openalex.org/I62916508"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5101873158"],"corresponding_institution_ids":["https://openalex.org/I62916508"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.12616713,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"7"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10682","display_name":"Quantum Computing Algorithms and Architecture","score":0.9817000031471252,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10682","display_name":"Quantum Computing Algorithms and Architecture","score":0.9817000031471252,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9144999980926514,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10320","display_name":"Neural Networks and Applications","score":0.9132000207901001,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/qubit","display_name":"Qubit","score":0.8087999820709229},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.7059000134468079},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6039999723434448},{"id":"https://openalex.org/keywords/quantum-computer","display_name":"Quantum computer","score":0.4632999897003174},{"id":"https://openalex.org/keywords/quantum","display_name":"Quantum","score":0.4147000014781952},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.3488999903202057}],"concepts":[{"id":"https://openalex.org/C203087015","wikidata":"https://www.wikidata.org/wiki/Q378201","display_name":"Qubit","level":3,"score":0.8087999820709229},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.7059000134468079},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.684499979019165},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6039999723434448},{"id":"https://openalex.org/C58053490","wikidata":"https://www.wikidata.org/wiki/Q176555","display_name":"Quantum computer","level":3,"score":0.4632999897003174},{"id":"https://openalex.org/C84114770","wikidata":"https://www.wikidata.org/wiki/Q46344","display_name":"Quantum","level":2,"score":0.4147000014781952},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.3488999903202057},{"id":"https://openalex.org/C125411270","wikidata":"https://www.wikidata.org/wiki/Q18653","display_name":"Encoding (memory)","level":2,"score":0.3278000056743622},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3025999963283539},{"id":"https://openalex.org/C169699857","wikidata":"https://www.wikidata.org/wiki/Q2122243","display_name":"Quantum information","level":3,"score":0.29319998621940613},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2865000069141388},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.26969999074935913},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.2696000039577484}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/dac63849.2025.11132854","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dac63849.2025.11132854","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 62nd ACM/IEEE Design Automation Conference (DAC)","raw_type":"proceedings-article"},{"id":"pmh:oai:arXiv.org:2503.03544","is_oa":true,"landing_page_url":"http://arxiv.org/abs/2503.03544","pdf_url":"https://arxiv.org/pdf/2503.03544","source":{"id":"https://openalex.org/S4393918464","display_name":"ArXiv.org","issn_l":"2331-8422","issn":["2331-8422"],"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"text"}],"best_oa_location":{"id":"pmh:oai:arXiv.org:2503.03544","is_oa":true,"landing_page_url":"http://arxiv.org/abs/2503.03544","pdf_url":"https://arxiv.org/pdf/2503.03544","source":{"id":"https://openalex.org/S4393918464","display_name":"ArXiv.org","issn_l":"2331-8422","issn":["2331-8422"],"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"text"},"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320321408","display_name":"Ministry of Education","ror":"https://ror.org/01p262204"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1613088149","https://openalex.org/W2010351241","https://openalex.org/W2407386500","https://openalex.org/W2582955182","https://openalex.org/W3004127093","https://openalex.org/W3031283562","https://openalex.org/W3034368386","https://openalex.org/W3133392172","https://openalex.org/W3204208054","https://openalex.org/W4380875523","https://openalex.org/W4390097855","https://openalex.org/W4394686503","https://openalex.org/W4396670722","https://openalex.org/W4403204529"],"related_works":[],"abstract_inverted_index":{"Superconducting":[0],"qubits":[1],"are":[2,15],"among":[3],"the":[4,91,124,132],"most":[5],"promising":[6],"candidates":[7],"for":[8,44,48,119],"building":[9],"quantum":[10,49,156],"information":[11],"processors.":[12],"Yet,":[13],"they":[14,40,53],"often":[16],"limited":[17],"by":[18,112],"slow":[19],"and":[20,52],"error-prone":[21],"qubit":[22,67],"readout-a":[23],"critical":[24],"factor":[25],"in":[26,86],"achieving":[27],"high-fidelity":[28],"operations.":[29],"While":[30],"current":[31],"methods,":[32],"including":[33],"deep":[34],"neural":[35,72,117,142],"networks,":[36],"enhance":[37],"readout":[38,68,148],"accuracy,":[39],"typically":[41],"lack":[42],"support":[43],"mid-circuit":[45,110],"measurements":[46,111],"essential":[47],"error":[50],"correction,":[51],"usually":[54],"rely":[55],"on":[56,123],"large,":[57],"resource-intensive":[58],"network":[59,118],"models.":[60],"This":[61],"paper":[62],"presents":[63],"KLiNQ,":[64],"a":[65,82,95,114],"novel":[66],"architecture":[69],"leveraging":[70],"lightweight":[71],"networks":[73,143],"optimized":[74],"via":[75],"knowledge":[76],"distillation.":[77],"Our":[78],"approach":[79],"achieves":[80],"around":[81],"$99":[83],"\\%$":[84],"reduction":[85],"model":[87],"size":[88],"compared":[89],"to":[90],"baseline":[92],"while":[93,149],"maintaining":[94],"qubitstate":[96],"discrimination":[97,133],"accuracy":[98],"of":[99],"$91":[100],"\\%$.":[101],"KLiNQ":[102],"facilitates":[103],"rapid,":[104],"independent":[105,147],"qubit-state":[106],"readouts":[107],"that":[108,140],"enable":[109],"assigning":[113],"dedicated,":[115],"compact":[116],"each":[120],"qubit.":[121],"Implemented":[122],"Xilinx":[125],"UltraScale+":[126],"FPGA,":[127],"our":[128],"design":[129],"can":[130,144],"perform":[131],"within":[134],"32":[135],"ns.":[136],"The":[137],"results":[138],"demonstrate":[139],"compressed":[141],"maintain":[145],"highfidelity":[146],"enabling":[150],"efficient":[151],"hardware":[152],"implementation,":[153],"advancing":[154],"practical":[155],"computing.":[157]},"counts_by_year":[],"updated_date":"2026-04-09T08:11:56.329763","created_date":"2025-10-10T00:00:00"}