{"id":"https://openalex.org/W4414199031","doi":"https://doi.org/10.1109/dac63849.2025.11132817","title":"Design and Technology Co-optimization Utilizing Flip-FET (FFET) Standard Cells","display_name":"Design and Technology Co-optimization Utilizing Flip-FET (FFET) Standard Cells","publication_year":2025,"publication_date":"2025-06-22","ids":{"openalex":"https://openalex.org/W4414199031","doi":"https://doi.org/10.1109/dac63849.2025.11132817"},"language":"en","primary_location":{"id":"doi:10.1109/dac63849.2025.11132817","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dac63849.2025.11132817","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 62nd ACM/IEEE Design Automation Conference (DAC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5089499900","display_name":"Jaehoon Ahn","orcid":"https://orcid.org/0000-0002-7285-8626"},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":true,"raw_author_name":"Jaehoon Ahn","raw_affiliation_strings":["Seoul National University,Department of Electrical and Computer Engineering,Seoul,Korea"],"affiliations":[{"raw_affiliation_string":"Seoul National University,Department of Electrical and Computer Engineering,Seoul,Korea","institution_ids":["https://openalex.org/I139264467"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101736516","display_name":"Taewhan Kim","orcid":"https://orcid.org/0000-0003-2376-4970"},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Taewhan Kim","raw_affiliation_strings":["Seoul National University,Department of Electrical and Computer Engineering,Seoul,Korea"],"affiliations":[{"raw_affiliation_string":"Seoul National University,Department of Electrical and Computer Engineering,Seoul,Korea","institution_ids":["https://openalex.org/I139264467"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5089499900"],"corresponding_institution_ids":["https://openalex.org/I139264467"],"apc_list":null,"apc_paid":null,"fwci":2.092,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.88570103,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"7"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.4668999910354614,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.4668999910354614,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.7001000046730042},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.6164000034332275},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.6140000224113464},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.6011000275611877},{"id":"https://openalex.org/keywords/stacking","display_name":"Stacking","score":0.5903000235557556},{"id":"https://openalex.org/keywords/wafer","display_name":"Wafer","score":0.49639999866485596},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.4422000050544739},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4334999918937683},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.4002000093460083}],"concepts":[{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.7001000046730042},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.6164000034332275},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.6140000224113464},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.6011000275611877},{"id":"https://openalex.org/C33347731","wikidata":"https://www.wikidata.org/wiki/Q285210","display_name":"Stacking","level":2,"score":0.5903000235557556},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5181999802589417},{"id":"https://openalex.org/C160671074","wikidata":"https://www.wikidata.org/wiki/Q267131","display_name":"Wafer","level":2,"score":0.49639999866485596},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.44760000705718994},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.4422000050544739},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4334999918937683},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.41119998693466187},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.4002000093460083},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3977000117301941},{"id":"https://openalex.org/C111106434","wikidata":"https://www.wikidata.org/wiki/Q1072430","display_name":"Die (integrated circuit)","level":2,"score":0.38670000433921814},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.3684999942779541},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.367000013589859},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.32339999079704285},{"id":"https://openalex.org/C99844830","wikidata":"https://www.wikidata.org/wiki/Q102441924","display_name":"Scaling","level":2,"score":0.31369999051094055},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.3066999912261963},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.29420000314712524},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.2892000079154968},{"id":"https://openalex.org/C10418432","wikidata":"https://www.wikidata.org/wiki/Q560370","display_name":"AND gate","level":3,"score":0.28760001063346863},{"id":"https://openalex.org/C127879752","wikidata":"https://www.wikidata.org/wiki/Q3390760","display_name":"Place and route","level":3,"score":0.2831000089645386},{"id":"https://openalex.org/C100460472","wikidata":"https://www.wikidata.org/wiki/Q2368605","display_name":"Etching (microfabrication)","level":3,"score":0.2791999876499176},{"id":"https://openalex.org/C2778638305","wikidata":"https://www.wikidata.org/wiki/Q7406100","display_name":"Wafer-scale integration","level":3,"score":0.2786000072956085},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.26829999685287476},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.2655999958515167}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dac63849.2025.11132817","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dac63849.2025.11132817","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 62nd ACM/IEEE Design Automation Conference (DAC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320320671","display_name":"National Research Foundation","ror":"https://ror.org/05s0g1g46"},{"id":"https://openalex.org/F4320332195","display_name":"Samsung","ror":"https://ror.org/04w3jy968"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1480909796","https://openalex.org/W2346205343","https://openalex.org/W2899004836","https://openalex.org/W2944442872","https://openalex.org/W2949151127","https://openalex.org/W3006619829","https://openalex.org/W3100453629","https://openalex.org/W3143696222","https://openalex.org/W3174654674","https://openalex.org/W4200437295","https://openalex.org/W4393146446","https://openalex.org/W4399487186","https://openalex.org/W4401568779","https://openalex.org/W4401880245","https://openalex.org/W4404133312","https://openalex.org/W4409285472"],"related_works":[],"abstract_inverted_index":{"With":[0],"the":[1,49,54,61,81,95,111,136,210,226,230],"continued":[2],"scaling":[3],"of":[4,53,64,84,90,97,121,149,189,194],"VLSI":[5],"technology":[6,127],"beyond":[7,254],"3":[8],"nm,":[9],"a":[10,28,91,125,177,200],"consistent":[11],"demand":[12],"for":[13,110,192,220],"layout":[14,62],"reduction":[15],"in":[16,72,100,139],"standard":[17,67,184],"cells":[18,68,185,211],"has":[19,24,131],"been":[20,25,132],"made.":[21],"CFET":[22,65,123,140,255],"(Complementary-FET)":[23],"accepted":[26],"as":[27,105],"promising":[29],"device":[30],"technology,":[31],"stacking":[32],"N-FET":[33],"on":[34,47,94,146],"P-FET":[35],"(or":[36],"vice":[37],"versa)":[38],"to":[39,104,141,166,216,234],"achieve":[40],"this":[41,119,156],"goal":[42],"while":[43],"providing":[44],"metal":[45],"interconnects":[46],"both":[48,147],"front":[50],"and":[51,69,223,232],"backside":[52,85,115,169,233],"wafer":[55],"through":[56],"BEOL":[57,150],"(back-end-of-line)":[58],"processing.":[59],"However,":[60],"synthesis":[63],"based":[66,163,247],"its":[70],"use":[71],"physical":[73],"design":[74],"implementation":[75],"are":[76,108],"not":[77],"fully":[78,167],"compatible":[79],"with":[80,151,171,186,239,257],"effective":[82],"exploitation":[83],"interconnects.":[86],"This":[87],"is":[88],"because":[89],"considerable":[92],"overhead":[93],"allocation":[96,219],"special":[98],"vias":[99],"FEOL":[101],"(front-end-of-line)":[102],"referred":[103],"tap-cells,":[106],"which":[107,134],"essential":[109],"net":[112,221,236],"routes":[113],"using":[114,122,209],"wire.":[116],"To":[117],"overcome":[118],"drawback":[120],"cells,":[124],"new":[126],"called":[128],"FFET":[129,161,183,245],"(Flip-FET)":[130],"proposed,":[133],"flips":[135],"lower":[137],"FET":[138],"enable":[142],"direct":[143],"pin":[144,190],"accessibility":[145],"sides":[148],"no":[152],"tap":[153],"cells.":[154],"In":[155],"context,":[157],"we":[158,175],"propose":[159,176],"an":[160],"cell":[162,203,246],"DTCO":[164,248],"methodology":[165,249],"utilize":[168],"wires":[170],"minimal":[172],"tap-cells.":[173],"Precisely,":[174],"three-step":[178],"approach:":[179],"(1)":[180],"synthesizing":[181],"multiple":[182],"diverse":[187],"styles":[188],"distribution":[191],"each":[193],"primitive":[195],"logic":[196],"gates,":[197],"(2)":[198],"performing":[199],"tap-cell":[201,218],"avoiding":[202],"replacement":[204],"during":[205],"placement":[206],"optimization":[207],"by":[208],"obtained":[212],"from":[213],"Step":[214],"1":[215],"prevent":[217],"routing,":[222],"(3)":[224],"rebalancing":[225],"wire":[227],"usage":[228],"between":[229],"frontside":[231],"mitigate":[235],"congestion.":[237],"Experiments":[238],"benchmark":[240],"circuits":[241],"show":[242],"that":[243],"our":[244],"scales":[250],"up":[251],"chip":[252],"size":[253],"designs":[256],"much":[258],"fewer":[259],"routing":[260],"failures.":[261]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":1}],"updated_date":"2026-04-09T08:11:56.329763","created_date":"2025-10-10T00:00:00"}