{"id":"https://openalex.org/W4414198776","doi":"https://doi.org/10.1109/dac63849.2025.11132798","title":"AdreamDCO: AI-Driven Robust and Efficient Design Automation for Digitally Controlled Oscillators","display_name":"AdreamDCO: AI-Driven Robust and Efficient Design Automation for Digitally Controlled Oscillators","publication_year":2025,"publication_date":"2025-06-22","ids":{"openalex":"https://openalex.org/W4414198776","doi":"https://doi.org/10.1109/dac63849.2025.11132798"},"language":"en","primary_location":{"id":"doi:10.1109/dac63849.2025.11132798","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dac63849.2025.11132798","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 62nd ACM/IEEE Design Automation Conference (DAC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5005668148","display_name":"Yaolong Hu","orcid":"https://orcid.org/0000-0003-4523-7581"},"institutions":[{"id":"https://openalex.org/I74775410","display_name":"Rice University","ror":"https://ror.org/008zs3103","country_code":"US","type":"education","lineage":["https://openalex.org/I74775410"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Yaolong Hu","raw_affiliation_strings":["Rice University,ECE Department,Houston,USA"],"affiliations":[{"raw_affiliation_string":"Rice University,ECE Department,Houston,USA","institution_ids":["https://openalex.org/I74775410"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5104101850","display_name":"Hao Guo","orcid":"https://orcid.org/0009-0003-2966-269X"},"institutions":[{"id":"https://openalex.org/I74775410","display_name":"Rice University","ror":"https://ror.org/008zs3103","country_code":"US","type":"education","lineage":["https://openalex.org/I74775410"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Hao Guo","raw_affiliation_strings":["Rice University,ECE Department,Houston,USA"],"affiliations":[{"raw_affiliation_string":"Rice University,ECE Department,Houston,USA","institution_ids":["https://openalex.org/I74775410"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101747027","display_name":"Shikai Wang","orcid":"https://orcid.org/0000-0002-9943-4460"},"institutions":[{"id":"https://openalex.org/I193531525","display_name":"George Washington University","ror":"https://ror.org/00y4zzh67","country_code":"US","type":"education","lineage":["https://openalex.org/I193531525"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Shikai Wang","raw_affiliation_strings":["George Washington University,ECE Department,Washington, D.C,USA"],"affiliations":[{"raw_affiliation_string":"George Washington University,ECE Department,Washington, D.C,USA","institution_ids":["https://openalex.org/I193531525"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100390379","display_name":"Jiaqi Liu","orcid":"https://orcid.org/0000-0003-2477-3406"},"institutions":[{"id":"https://openalex.org/I74775410","display_name":"Rice University","ror":"https://ror.org/008zs3103","country_code":"US","type":"education","lineage":["https://openalex.org/I74775410"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jiaqi Liu","raw_affiliation_strings":["Rice University,ECE Department,Houston,USA"],"affiliations":[{"raw_affiliation_string":"Rice University,ECE Department,Houston,USA","institution_ids":["https://openalex.org/I74775410"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5062801966","display_name":"Weidong Cao","orcid":"https://orcid.org/0000-0001-7539-8250"},"institutions":[{"id":"https://openalex.org/I193531525","display_name":"George Washington University","ror":"https://ror.org/00y4zzh67","country_code":"US","type":"education","lineage":["https://openalex.org/I193531525"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Weidong Cao","raw_affiliation_strings":["George Washington University,ECE Department,Washington, D.C,USA"],"affiliations":[{"raw_affiliation_string":"George Washington University,ECE Department,Washington, D.C,USA","institution_ids":["https://openalex.org/I193531525"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5014439819","display_name":"Taiyun Chi","orcid":"https://orcid.org/0000-0003-3286-1262"},"institutions":[{"id":"https://openalex.org/I74775410","display_name":"Rice University","ror":"https://ror.org/008zs3103","country_code":"US","type":"education","lineage":["https://openalex.org/I74775410"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Taiyun Chi","raw_affiliation_strings":["Rice University,ECE Department,Houston,USA"],"affiliations":[{"raw_affiliation_string":"Rice University,ECE Department,Houston,USA","institution_ids":["https://openalex.org/I74775410"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5005668148"],"corresponding_institution_ids":["https://openalex.org/I74775410"],"apc_list":null,"apc_paid":null,"fwci":0.7389,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.75186337,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":97,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"7"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.968999981880188,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.968999981880188,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11206","display_name":"Model Reduction and Neural Networks","score":0.9448999762535095,"subfield":{"id":"https://openalex.org/subfields/3109","display_name":"Statistical and Nonlinear Physics"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11255","display_name":"Microfluidic and Bio-sensing Technologies","score":0.940500020980835,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.6410999894142151},{"id":"https://openalex.org/keywords/schematic","display_name":"Schematic","score":0.5723999738693237},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.4975000023841858},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.48410001397132874},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.45730000734329224},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.44290000200271606},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4327999949455261},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.42590001225471497},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.421999990940094},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.39910000562667847}],"concepts":[{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.6410999894142151},{"id":"https://openalex.org/C192328126","wikidata":"https://www.wikidata.org/wiki/Q4514647","display_name":"Schematic","level":2,"score":0.5723999738693237},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.559499979019165},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.4975000023841858},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.48410001397132874},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4632999897003174},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.45730000734329224},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.44290000200271606},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4327999949455261},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.42590001225471497},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.42329999804496765},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.421999990940094},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.39910000562667847},{"id":"https://openalex.org/C127879752","wikidata":"https://www.wikidata.org/wiki/Q3390760","display_name":"Place and route","level":3,"score":0.3984000086784363},{"id":"https://openalex.org/C153083717","wikidata":"https://www.wikidata.org/wiki/Q6535263","display_name":"Leverage (statistics)","level":2,"score":0.39820000529289246},{"id":"https://openalex.org/C115901376","wikidata":"https://www.wikidata.org/wiki/Q184199","display_name":"Automation","level":2,"score":0.391400009393692},{"id":"https://openalex.org/C34972735","wikidata":"https://www.wikidata.org/wiki/Q2920267","display_name":"Engineering design process","level":2,"score":0.38960000872612},{"id":"https://openalex.org/C48262172","wikidata":"https://www.wikidata.org/wiki/Q16908765","display_name":"Design process","level":3,"score":0.38839998841285706},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.38449999690055847},{"id":"https://openalex.org/C99498987","wikidata":"https://www.wikidata.org/wiki/Q2210247","display_name":"Noise (video)","level":3,"score":0.3490999937057495},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.3368000090122223},{"id":"https://openalex.org/C2777466363","wikidata":"https://www.wikidata.org/wiki/Q17008971","display_name":"Design tool","level":2,"score":0.32910001277923584},{"id":"https://openalex.org/C138852830","wikidata":"https://www.wikidata.org/wiki/Q2292993","display_name":"Design methods","level":2,"score":0.3156000077724457},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.3005000054836273},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.28859999775886536},{"id":"https://openalex.org/C27050352","wikidata":"https://www.wikidata.org/wiki/Q173605","display_name":"PMOS logic","level":4,"score":0.2833999991416931},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.2815000116825104},{"id":"https://openalex.org/C55396564","wikidata":"https://www.wikidata.org/wiki/Q3084971","display_name":"Process design","level":3,"score":0.27709999680519104},{"id":"https://openalex.org/C167872736","wikidata":"https://www.wikidata.org/wiki/Q5276224","display_name":"Digitally controlled oscillator","level":5,"score":0.2750999927520752},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.27230000495910645},{"id":"https://openalex.org/C119823426","wikidata":"https://www.wikidata.org/wiki/Q184793","display_name":"Computer Aided Design","level":2,"score":0.27090001106262207},{"id":"https://openalex.org/C2982740150","wikidata":"https://www.wikidata.org/wiki/Q5249230","display_name":"Design cycle","level":2,"score":0.2644999921321869},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.26350000500679016},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.26339998841285706},{"id":"https://openalex.org/C133731056","wikidata":"https://www.wikidata.org/wiki/Q4917288","display_name":"Control engineering","level":1,"score":0.2630999982357025},{"id":"https://openalex.org/C121152627","wikidata":"https://www.wikidata.org/wiki/Q6095735","display_name":"RFIC","level":3,"score":0.2596000134944916},{"id":"https://openalex.org/C14185376","wikidata":"https://www.wikidata.org/wiki/Q30232","display_name":"Agile software development","level":2,"score":0.2547999918460846},{"id":"https://openalex.org/C205976826","wikidata":"https://www.wikidata.org/wiki/Q5157390","display_name":"Computer-automated design","level":3,"score":0.2533999979496002},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.25060001015663147}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dac63849.2025.11132798","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dac63849.2025.11132798","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 62nd ACM/IEEE Design Automation Conference (DAC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":29,"referenced_works":["https://openalex.org/W1581211860","https://openalex.org/W1994307413","https://openalex.org/W2005735336","https://openalex.org/W2069028680","https://openalex.org/W2093634133","https://openalex.org/W2194775991","https://openalex.org/W2521349449","https://openalex.org/W2592613224","https://openalex.org/W2921289119","https://openalex.org/W3092040835","https://openalex.org/W3130581018","https://openalex.org/W3197730137","https://openalex.org/W3211352586","https://openalex.org/W4200312391","https://openalex.org/W4225083336","https://openalex.org/W4252419006","https://openalex.org/W4285161257","https://openalex.org/W4285451629","https://openalex.org/W4293518043","https://openalex.org/W4293812269","https://openalex.org/W4308224179","https://openalex.org/W4319865641","https://openalex.org/W4320015779","https://openalex.org/W4378194784","https://openalex.org/W4381198703","https://openalex.org/W4385225092","https://openalex.org/W4389166650","https://openalex.org/W4401110939","https://openalex.org/W4404133989"],"related_works":[],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"how":[3,64],"we":[4,40,62],"leverage":[5],"AI-human":[6],"collaboration":[7],"to":[8,52,76,172,177],"develop":[9],"an":[10],"end-to-end,":[11],"automated":[12,136],"design":[13,44,79,91,119,125,138],"flow":[14,84,139],"for":[15],"digitally":[16],"controlled":[17],"oscillators":[18],"(DCOs),":[19],"a":[20],"key":[21],"radio-frequency":[22],"(RF)":[23],"integrated":[24],"circuits":[25],"(ICs)":[26],"building":[27],"block":[28],"that":[29],"dominates":[30],"phase":[31],"noise":[32],"and":[33,49,55,95,103,109,165,175],"jitter":[34],"performance":[35,57],"of":[36,87],"RF":[37,68],"systems.":[38],"Specifically,":[39],"decompose":[41],"the":[42,82,89,93,116,131,148,155],"DCO":[43,90,137],"process":[45,121],"into":[46],"two":[47,143],"steps":[48],"use":[50],"AI":[51,65],"enhance":[53],"productivity":[54],"optimize":[56],"within":[58],"each":[59],"step.":[60],"Additionally,":[61],"demonstrate":[63],"can":[66,114],"assist":[67],"IC":[69],"designers":[70],"in":[71,97,147],"creating":[72],"unconventional":[73],"circuit":[74],"components":[75],"tackle":[77],"challenging":[78],"specifications.":[80],"Overall,":[81],"proposed":[83,135],"is":[85,104,140],"capable":[86],"synthesizing":[88],"including":[92],"schematic":[94],"layout":[96],"80":[98],"seconds":[99],"after":[100],"one-time":[101],"training,":[102],"frequency":[105,168],"agile":[106],"between":[107],"1":[108],"20":[110],"GHz.":[111],"Moreover,":[112],"it":[113],"select":[115],"most":[117],"robust":[118],"under":[120,130],"variations":[122],"when":[123],"multiple":[124],"parameters":[126],"meet":[127],"target":[128],"specifications":[129],"nominal":[132],"condition.":[133],"The":[134],"demonstrated":[141],"using":[142],"silicon":[144],"prototypes":[145],"implemented":[146],"GlobalFoundries":[149],"$22-\\mathrm{nm}$":[150],"CMOS":[151],"SOI":[152],"process.":[153],"In":[154],"measurements,":[156],"they":[157],"achieve":[158],"$\\gt":[159],"192.4-\\mathrm{dBc}":[160],"/":[161],"\\mathrm{Hz}$":[162],"figure-of-merit":[163],"(FoM)":[164],"$\\lt":[166],"1.5-\\mathrm{kHz}$":[167],"resolution":[169],"at":[170,184],"7.1":[171],"8.6":[173],"GHz":[174],"3.8":[176],"4.6":[178],"GHz,":[179],"outperforming":[180],"existing":[181],"manual":[182],"designs":[183],"similar":[185],"frequencies.":[186]},"counts_by_year":[{"year":2026,"cited_by_count":1}],"updated_date":"2026-03-12T08:34:05.389933","created_date":"2025-10-10T00:00:00"}