{"id":"https://openalex.org/W4414198278","doi":"https://doi.org/10.1109/dac63849.2025.11132697","title":"GNN-MLS: Signal Routing in Mixed-Node 3D ICs through GNN-Assisted Metal Layer Sharing","display_name":"GNN-MLS: Signal Routing in Mixed-Node 3D ICs through GNN-Assisted Metal Layer Sharing","publication_year":2025,"publication_date":"2025-06-22","ids":{"openalex":"https://openalex.org/W4414198278","doi":"https://doi.org/10.1109/dac63849.2025.11132697"},"language":"en","primary_location":{"id":"doi:10.1109/dac63849.2025.11132697","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dac63849.2025.11132697","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 62nd ACM/IEEE Design Automation Conference (DAC)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5008270346","display_name":"Jiawei Hu","orcid":null},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jiawei Hu","raw_affiliation_strings":["Georgia Institute of Technology,School of ECE,Atlanta,GA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Georgia Institute of Technology,School of ECE,Atlanta,GA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5073660004","display_name":"Pruek Vanna-Iampikul","orcid":"https://orcid.org/0000-0002-2897-7142"},"institutions":[{"id":"https://openalex.org/I129488602","display_name":"Burapha University","ror":"https://ror.org/01ff74m36","country_code":"TH","type":"education","lineage":["https://openalex.org/I129488602"]}],"countries":["TH"],"is_corresponding":false,"raw_author_name":"Pruek Vanna-Iampikul","raw_affiliation_strings":["Burapha University,Department of Electrical Engineering,Chonburi,Thailand"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Burapha University,Department of Electrical Engineering,Chonburi,Thailand","institution_ids":["https://openalex.org/I129488602"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102807912","display_name":"Zhen Zhuang","orcid":"https://orcid.org/0000-0002-2972-8770"},"institutions":[{"id":"https://openalex.org/I177725633","display_name":"Chinese University of Hong Kong","ror":"https://ror.org/00t33hh48","country_code":"HK","type":"education","lineage":["https://openalex.org/I177725633"]}],"countries":["HK"],"is_corresponding":false,"raw_author_name":"Zhen Zhuang","raw_affiliation_strings":["The Chinese University of Hong Kong"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"The Chinese University of Hong Kong","institution_ids":["https://openalex.org/I177725633"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5062800747","display_name":"Tsung-Yi Ho","orcid":"https://orcid.org/0000-0001-7348-5625"},"institutions":[{"id":"https://openalex.org/I177725633","display_name":"Chinese University of Hong Kong","ror":"https://ror.org/00t33hh48","country_code":"HK","type":"education","lineage":["https://openalex.org/I177725633"]}],"countries":["HK"],"is_corresponding":false,"raw_author_name":"Tsung-Yi Ho","raw_affiliation_strings":["The Chinese University of Hong Kong"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"The Chinese University of Hong Kong","institution_ids":["https://openalex.org/I177725633"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5052950521","display_name":"Sung Kyu Lim","orcid":"https://orcid.org/0000-0002-2267-5282"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sung Kyu Lim","raw_affiliation_strings":["Georgia Institute of Technology,School of ECE,Atlanta,GA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Georgia Institute of Technology,School of ECE,Atlanta,GA","institution_ids":["https://openalex.org/I130701444"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"7"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9933000206947327,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9914000034332275,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.6676999926567078},{"id":"https://openalex.org/keywords/layer","display_name":"Layer (electronics)","score":0.4925999939441681},{"id":"https://openalex.org/keywords/bridge","display_name":"Bridge (graph theory)","score":0.47369998693466187},{"id":"https://openalex.org/keywords/homogeneous","display_name":"Homogeneous","score":0.4650000035762787},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.3781999945640564},{"id":"https://openalex.org/keywords/degradation","display_name":"Degradation (telecommunications)","score":0.3635999858379364},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.35910001397132874},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.3456000089645386},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.3319000005722046}],"concepts":[{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.6676999926567078},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5989999771118164},{"id":"https://openalex.org/C2779227376","wikidata":"https://www.wikidata.org/wiki/Q6505497","display_name":"Layer (electronics)","level":2,"score":0.4925999939441681},{"id":"https://openalex.org/C100776233","wikidata":"https://www.wikidata.org/wiki/Q2532492","display_name":"Bridge (graph theory)","level":2,"score":0.47369998693466187},{"id":"https://openalex.org/C66882249","wikidata":"https://www.wikidata.org/wiki/Q169336","display_name":"Homogeneous","level":2,"score":0.4650000035762787},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.391400009393692},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.3781999945640564},{"id":"https://openalex.org/C2779679103","wikidata":"https://www.wikidata.org/wiki/Q5251805","display_name":"Degradation (telecommunications)","level":2,"score":0.3635999858379364},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.35910001397132874},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.35519999265670776},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.3456000089645386},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3449000120162964},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3395000100135803},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.3319000005722046},{"id":"https://openalex.org/C59088047","wikidata":"https://www.wikidata.org/wiki/Q229370","display_name":"Three-dimensional integrated circuit","level":3,"score":0.33090001344680786},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.3287000060081482},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.3264000117778778},{"id":"https://openalex.org/C3019968007","wikidata":"https://www.wikidata.org/wiki/Q5641793","display_name":"Half bridge","level":4,"score":0.326200008392334},{"id":"https://openalex.org/C19247436","wikidata":"https://www.wikidata.org/wiki/Q192727","display_name":"Physical layer","level":3,"score":0.3253999948501587},{"id":"https://openalex.org/C44938667","wikidata":"https://www.wikidata.org/wiki/Q4503810","display_name":"Signal integrity","level":3,"score":0.32330000400543213},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.31439998745918274},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.31439998745918274},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.3046000003814697},{"id":"https://openalex.org/C104267543","wikidata":"https://www.wikidata.org/wiki/Q208163","display_name":"Signal processing","level":3,"score":0.2872999906539917},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.27570000290870667},{"id":"https://openalex.org/C174348530","wikidata":"https://www.wikidata.org/wiki/Q188635","display_name":"Bridging (networking)","level":2,"score":0.2711000144481659},{"id":"https://openalex.org/C2984173633","wikidata":"https://www.wikidata.org/wiki/Q22725","display_name":"Routing algorithm","level":4,"score":0.2711000144481659},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.2651999890804291},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.26179999113082886},{"id":"https://openalex.org/C104954878","wikidata":"https://www.wikidata.org/wiki/Q1648707","display_name":"Routing protocol","level":3,"score":0.251800000667572}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dac63849.2025.11132697","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dac63849.2025.11132697","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 62nd ACM/IEEE Design Automation Conference (DAC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320306087","display_name":"Semiconductor Research Corporation","ror":"https://ror.org/047z4n946"},{"id":"https://openalex.org/F4320332195","display_name":"Samsung","ror":"https://ror.org/04w3jy968"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W3172718840","https://openalex.org/W3190973916","https://openalex.org/W3193204907","https://openalex.org/W4244024631","https://openalex.org/W4285147647","https://openalex.org/W4385245566","https://openalex.org/W4385517094","https://openalex.org/W4389166716","https://openalex.org/W4389166805","https://openalex.org/W4389722788","https://openalex.org/W4390241306"],"related_works":[],"abstract_inverted_index":{"Native":[0],"3D":[1,22,68,118],"Integrated":[2],"Circuit":[3],"(3D":[4],"IC)":[5],"design":[6],"offers":[7],"enhanced":[8],"performance":[9],"and":[10,39,103,106,110,112],"density":[11],"but":[12,31,53],"faces":[13],"challenges":[14],"in":[15,66],"signal":[16],"routing":[17,51],"due":[18],"to":[19,116],"limited":[20],"true":[21,117],"EDA":[23],"tool":[24],"support.":[25],"Pseudo-3D":[26],"flows":[27],"bridge":[28],"this":[29,47],"gap":[30],"lack":[32],"cross-tier":[33,50],"optimization,":[34],"critical":[35],"for":[36,81,92],"both":[37],"mixed-node":[38],"homogeneous":[40],"designs.":[41],"Metal":[42],"Layer":[43],"Sharing":[44],"(MLS)":[45],"addresses":[46],"by":[48,101,108],"enabling":[49],"co-optimization":[52],"risks":[54],"timing":[55,99],"degradation":[56],"if":[57],"not":[58],"applied":[59],"strategically.":[60],"Additionally,":[61],"MLS":[62,83],"creates":[63],"open":[64],"connections":[65],"hybrid-bonded":[67],"ICs,":[69],"making":[70],"chips":[71],"untestable.":[72],"We":[73],"propose":[74],"GNN-MLS,":[75],"a":[76,88],"Graph":[77],"Neural":[78],"Network-based":[79],"framework":[80],"precise":[82],"net":[84],"selection,":[85],"combined":[86],"with":[87],"tailored":[89],"DFT":[90],"solution":[91],"robust":[93],"testability.":[94],"Experiments":[95],"show":[96],"GNN-MLS":[97],"reduces":[98],"violations":[100],"79%":[102],"improves":[104],"WNS":[105],"TNS":[107],"81%":[109],"94%,":[111],"moves":[113],"designs":[114],"closer":[115],"ICs.":[119]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}