{"id":"https://openalex.org/W4414197485","doi":"https://doi.org/10.1109/dac63849.2025.11132658","title":"Free and Fair Hardware: A Pathway to Copyright Infringement-Free Verilog Generation using LLMs","display_name":"Free and Fair Hardware: A Pathway to Copyright Infringement-Free Verilog Generation using LLMs","publication_year":2025,"publication_date":"2025-06-22","ids":{"openalex":"https://openalex.org/W4414197485","doi":"https://doi.org/10.1109/dac63849.2025.11132658"},"language":"en","primary_location":{"id":"doi:10.1109/dac63849.2025.11132658","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dac63849.2025.11132658","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 62nd ACM/IEEE Design Automation Conference (DAC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5109978414","display_name":"S. F. Bush","orcid":null},"institutions":[{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Sam Bush","raw_affiliation_strings":["Texas A&M University,USA"],"affiliations":[{"raw_affiliation_string":"Texas A&M University,USA","institution_ids":["https://openalex.org/I91045830"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084950878","display_name":"Matthew DeLorenzo","orcid":null},"institutions":[{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Matthew DeLorenzo","raw_affiliation_strings":["Texas A&M University,USA"],"affiliations":[{"raw_affiliation_string":"Texas A&M University,USA","institution_ids":["https://openalex.org/I91045830"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5119394206","display_name":"Phat Tieu","orcid":null},"institutions":[{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Phat Tieu","raw_affiliation_strings":["Texas A&M University,USA"],"affiliations":[{"raw_affiliation_string":"Texas A&M University,USA","institution_ids":["https://openalex.org/I91045830"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5059126377","display_name":"Jeyavijayan Rajendran","orcid":"https://orcid.org/0000-0003-3687-3746"},"institutions":[{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jeyavijayan Rajendran","raw_affiliation_strings":["Texas A&M University,USA"],"affiliations":[{"raw_affiliation_string":"Texas A&M University,USA","institution_ids":["https://openalex.org/I91045830"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5109978414"],"corresponding_institution_ids":["https://openalex.org/I91045830"],"apc_list":null,"apc_paid":null,"fwci":6.5281,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.96750376,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":91,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"7"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T13999","display_name":"Digital Rights Management and Security","score":0.9947999715805054,"subfield":{"id":"https://openalex.org/subfields/1710","display_name":"Information Systems"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T13999","display_name":"Digital Rights Management and Security","score":0.9947999715805054,"subfield":{"id":"https://openalex.org/subfields/1710","display_name":"Information Systems"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11424","display_name":"Security and Verification in Computing","score":0.9599000215530396,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.8766999840736389},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.7560999989509583},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.2784999907016754},{"id":"https://openalex.org/keywords/baseline","display_name":"Baseline (sea)","score":0.2773999869823456}],"concepts":[{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.8766999840736389},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7595000267028809},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.7560999989509583},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.3345000147819519},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2994999885559082},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.2784999907016754},{"id":"https://openalex.org/C12725497","wikidata":"https://www.wikidata.org/wiki/Q810247","display_name":"Baseline (sea)","level":2,"score":0.2773999869823456},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.2745000123977661},{"id":"https://openalex.org/C12174686","wikidata":"https://www.wikidata.org/wiki/Q1058438","display_name":"Risk assessment","level":2,"score":0.26409998536109924},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.22220000624656677}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dac63849.2025.11132658","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dac63849.2025.11132658","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 62nd ACM/IEEE Design Automation Conference (DAC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W2103196322","https://openalex.org/W2979826702","https://openalex.org/W3211948120","https://openalex.org/W4388040405","https://openalex.org/W4390678101","https://openalex.org/W4391681217","https://openalex.org/W4393145520","https://openalex.org/W4402092105","https://openalex.org/W4403023622","https://openalex.org/W4404134046","https://openalex.org/W4404782737","https://openalex.org/W4409285469","https://openalex.org/W4409285487"],"related_works":[],"abstract_inverted_index":{"Limitations":[0],"in":[1,34,45,112,145],"Large":[2],"Language":[3],"Model":[4],"(LLM)":[5],"capabilities":[6],"for":[7,42,117],"hardware":[8,24],"design":[9],"tasks,":[10],"such":[11],"as":[12],"generating":[13],"functional":[14],"Verilog":[15,77,98,146],"codes,":[16],"have":[17],"motivated":[18],"various":[19],"fine-tuning":[20,105],"optimizations":[21],"utilizing":[22],"curated":[23],"datasets":[25,31],"from":[26],"open-source":[27,76],"repositories.":[28],"However,":[29],"these":[30],"remain":[32],"limited":[33],"size":[35],"and":[36],"contain":[37],"minimal":[38],"checks":[39],"on":[40],"licensing":[41],"reuse,":[43],"resulting":[44,111],"potential":[46],"copyright":[47],"violations":[48],"by":[49,157],"fine-tuned":[50,114],"LLMs.":[51],"Therefore,":[52],"we":[53,73],"propose":[54],"an":[55,75,103],"evaluation":[56],"benchmark":[57],"to":[58,65,92],"estimate":[59],"the":[60,86,126],"risk":[61,128],"of":[62,96,108,129],"Verilog-trained":[63],"LLMs":[64],"generate":[66],"copyright-protected":[67],"codes.":[68],"To":[69],"minimize":[70],"this":[71],"risk,":[72],"present":[74],"dataset,":[78],"FreeSet,":[79],"containing":[80],"over":[81,149,158],"220k":[82],"files,":[83],"along":[84],"with":[85,134],"automated":[87],"dataset":[88],"curation":[89],"framework":[90,106],"utilized":[91],"provide":[93],"additional":[94],"guarantees":[95],"fair-use":[97],"data.":[99],"We":[100],"then":[101],"execute":[102],"LLM":[104],"consisting":[107],"continual":[109],"pre-training,":[110],"a":[113,136],"Llama":[115],"model":[116],"Verilog,":[118],"FreeV.":[119],"Our":[120],"results":[121,142],"indicate":[122],"that":[123],"FreeV":[124],"demonstrates":[125],"smallest":[127],"copyright-infringement":[130],"among":[131],"prior":[132],"works,":[133],"only":[135],"3%":[137],"violation":[138],"rate.":[139],"Furthermore,":[140],"experimental":[141],"demonstrate":[143],"improvements":[144],"generation":[147],"functionality":[148],"its":[150],"baseline":[151],"model,":[152],"improving":[153],"VerilogEval":[154],"pass@10":[155],"rates":[156],"10%.":[159]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":1}],"updated_date":"2026-03-28T08:17:26.163206","created_date":"2025-10-10T00:00:00"}