{"id":"https://openalex.org/W4414198466","doi":"https://doi.org/10.1109/dac63849.2025.11132623","title":"SCONE: A Logic Locking Technique Utilizing SMT Solver and Circuit Encoding Scheme for Efficient Hardware IP Protection","display_name":"SCONE: A Logic Locking Technique Utilizing SMT Solver and Circuit Encoding Scheme for Efficient Hardware IP Protection","publication_year":2025,"publication_date":"2025-06-22","ids":{"openalex":"https://openalex.org/W4414198466","doi":"https://doi.org/10.1109/dac63849.2025.11132623"},"language":"en","primary_location":{"id":"doi:10.1109/dac63849.2025.11132623","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dac63849.2025.11132623","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 62nd ACM/IEEE Design Automation Conference (DAC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5087318583","display_name":"Zhaokun Han","orcid":"https://orcid.org/0000-0002-2998-3800"},"institutions":[{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Zhaokun Han","raw_affiliation_strings":["Texas A&M University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Texas A&M University","institution_ids":["https://openalex.org/I91045830"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5088110281","display_name":"Daniel Xing","orcid":"https://orcid.org/0000-0003-3661-746X"},"institutions":[{"id":"https://openalex.org/I66946132","display_name":"University of Maryland, College Park","ror":"https://ror.org/047s2c258","country_code":"US","type":"education","lineage":["https://openalex.org/I66946132"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Daniel Xing","raw_affiliation_strings":["University of Maryland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Maryland","institution_ids":["https://openalex.org/I66946132"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5107617474","display_name":"Kostas Amberiadis","orcid":"https://orcid.org/0009-0000-7771-5002"},"institutions":[{"id":"https://openalex.org/I1321296531","display_name":"National Institute of Standards and Technology","ror":"https://ror.org/05xpvk416","country_code":"US","type":"funder","lineage":["https://openalex.org/I1321296531","https://openalex.org/I1343035065"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kostas Amberiadis","raw_affiliation_strings":["National Institute of Standards and Technology (NIST)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Institute of Standards and Technology (NIST)","institution_ids":["https://openalex.org/I1321296531"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5089770783","display_name":"Ankur Srivastava","orcid":"https://orcid.org/0000-0002-5445-904X"},"institutions":[{"id":"https://openalex.org/I66946132","display_name":"University of Maryland, College Park","ror":"https://ror.org/047s2c258","country_code":"US","type":"education","lineage":["https://openalex.org/I66946132"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ankur Srivastava","raw_affiliation_strings":["University of Maryland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Maryland","institution_ids":["https://openalex.org/I66946132"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5109133603","display_name":"Jeyavijayan Rajendran","orcid":null},"institutions":[{"id":"https://openalex.org/I66946132","display_name":"University of Maryland, College Park","ror":"https://ror.org/047s2c258","country_code":"US","type":"education","lineage":["https://openalex.org/I66946132"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jeyavijayan Jv Rajendran","raw_affiliation_strings":["University of Maryland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Maryland","institution_ids":["https://openalex.org/I66946132"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.6098,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.84405161,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":95,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"7"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12495","display_name":"Electrostatic Discharge in Electronics","score":0.988099992275238,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9851999878883362,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/satisfiability-modulo-theories","display_name":"Satisfiability modulo theories","score":0.7784000039100647},{"id":"https://openalex.org/keywords/encoding","display_name":"Encoding (memory)","score":0.6607000231742859},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6486999988555908},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.5220999717712402},{"id":"https://openalex.org/keywords/hardware-security-module","display_name":"Hardware security module","score":0.48669999837875366},{"id":"https://openalex.org/keywords/solver","display_name":"Solver","score":0.45410001277923584},{"id":"https://openalex.org/keywords/boolean-satisfiability-problem","display_name":"Boolean satisfiability problem","score":0.4404999911785126},{"id":"https://openalex.org/keywords/resilience","display_name":"Resilience (materials science)","score":0.4205000102519989},{"id":"https://openalex.org/keywords/computability","display_name":"Computability","score":0.40790000557899475}],"concepts":[{"id":"https://openalex.org/C164155591","wikidata":"https://www.wikidata.org/wiki/Q2067766","display_name":"Satisfiability modulo theories","level":2,"score":0.7784000039100647},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7488999962806702},{"id":"https://openalex.org/C125411270","wikidata":"https://www.wikidata.org/wiki/Q18653","display_name":"Encoding (memory)","level":2,"score":0.6607000231742859},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6486999988555908},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.5220999717712402},{"id":"https://openalex.org/C39217717","wikidata":"https://www.wikidata.org/wiki/Q1432354","display_name":"Hardware security module","level":3,"score":0.48669999837875366},{"id":"https://openalex.org/C2778770139","wikidata":"https://www.wikidata.org/wiki/Q1966904","display_name":"Solver","level":2,"score":0.45410001277923584},{"id":"https://openalex.org/C6943359","wikidata":"https://www.wikidata.org/wiki/Q875276","display_name":"Boolean satisfiability problem","level":2,"score":0.4404999911785126},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4397999942302704},{"id":"https://openalex.org/C2779585090","wikidata":"https://www.wikidata.org/wiki/Q3457762","display_name":"Resilience (materials science)","level":2,"score":0.4205000102519989},{"id":"https://openalex.org/C152062344","wikidata":"https://www.wikidata.org/wiki/Q818888","display_name":"Computability","level":2,"score":0.40790000557899475},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.39559999108314514},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3855000138282776},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.3662000000476837},{"id":"https://openalex.org/C168773769","wikidata":"https://www.wikidata.org/wiki/Q1350299","display_name":"Satisfiability","level":2,"score":0.34450000524520874},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.32710000872612},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3176000118255615},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.31540000438690186},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.3118000030517578},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.30869999527931213},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3001999855041504},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.2980000078678131},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.2946999967098236},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.2921999990940094},{"id":"https://openalex.org/C128315158","wikidata":"https://www.wikidata.org/wiki/Q1063858","display_name":"Complex programmable logic device","level":2,"score":0.2854999899864197},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.28209999203681946},{"id":"https://openalex.org/C34974158","wikidata":"https://www.wikidata.org/wiki/Q131257","display_name":"Intellectual property","level":2,"score":0.27480000257492065},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.27079999446868896},{"id":"https://openalex.org/C178489894","wikidata":"https://www.wikidata.org/wiki/Q8789","display_name":"Cryptography","level":2,"score":0.2615000009536743},{"id":"https://openalex.org/C54732982","wikidata":"https://www.wikidata.org/wiki/Q1415345","display_name":"Modulo","level":2,"score":0.2605000138282776},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.2531000077724457}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dac63849.2025.11132623","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dac63849.2025.11132623","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 62nd ACM/IEEE Design Automation Conference (DAC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1511767486","https://openalex.org/W1524250393","https://openalex.org/W2095410905","https://openalex.org/W2112173236","https://openalex.org/W2286264920","https://openalex.org/W2587958472","https://openalex.org/W2752013983","https://openalex.org/W2766393343","https://openalex.org/W2950285720","https://openalex.org/W3001648869","https://openalex.org/W3090796569","https://openalex.org/W3108642877","https://openalex.org/W3140586337","https://openalex.org/W3176852059","https://openalex.org/W4226269708","https://openalex.org/W4230279121","https://openalex.org/W4394843359"],"related_works":[],"abstract_inverted_index":{"Multiple":[0],"intellectual":[1],"property":[2],"(IP)":[3],"protections":[4],"have":[5],"emerged":[6],"to":[7],"defeat":[8],"security":[9],"threats":[10],"in":[11,72,81],"integrated":[12],"circuit":[13,103],"(IC)":[14],"supply":[15],"chain.":[16],"Among":[17],"these,":[18],"logic":[19,36,109],"locking":[20,37,110],"is":[21],"regarded":[22],"as":[23,77],"a":[24,92,101],"promising":[25],"IP":[26],"protection":[27],"for":[28,56],"its":[29],"security.":[30],"A":[31],"state-of-the-art":[32],"work":[33],"uses":[34],"stripped-functionality":[35],"(SFLL)":[38],"technique":[39],"with":[40],"protected":[41],"input":[42],"patterns":[43],"(PIPs)":[44],"satisfying":[45],"the":[46,113,134],"distance":[47],"of":[48],"at":[49],"least":[50],"2":[51],"(Dist2)":[52],"property,":[53],"or":[54,146],"D2PIPs,":[55],"ensuring":[57],"resilience":[58],"against":[59,143],"both":[60],"input-output":[61],"(I/O)-based":[62],"and":[63,75,79,98,116,140],"structural":[64,147],"attacks.":[65,148],"However,":[66],"this":[67],"approach":[68],"has":[69],"research":[70],"challenges":[71,88,120],"scalability,":[73],"flexibility,":[74],"security,":[76],"stated":[78],"discussed":[80],"our":[82,107],"paper.":[83],"Our":[84,122],"paper":[85],"solves":[86],"these":[87],"by":[89],"(i)":[90],"utilizing":[91],"satisfiability":[93],"modulo":[94],"theories":[95],"(SMT)":[96],"solver":[97],"(ii)":[99],"developing":[100],"secure":[102,108],"encoding":[104,152],"scheme.":[105],"SCONE,":[106],"technique,":[111],"combines":[112],"two":[114],"methods":[115],"meets":[117],"all":[118],"three":[119],"simultaneously.":[121],"results":[123],"show":[124],"that":[125],"SCONE":[126],"improves":[127],"scalability":[128],"$\\mathbf{3":[129],"5":[130],"0}":[131],"\\times$":[132],"on":[133],"IBEX":[135],"processor":[136],"(16":[137],"K":[138],"gates)":[139],"remains":[141],"resilient":[142],"five":[144],"I/O":[145],"Index":[149],"Terms-logic":[150],"locking,":[151],"scheme,":[153],"SMT":[154],"solver.":[155]},"counts_by_year":[{"year":2026,"cited_by_count":1}],"updated_date":"2026-06-19T17:40:00.097472","created_date":"2025-10-10T00:00:00"}