{"id":"https://openalex.org/W4414197889","doi":"https://doi.org/10.1109/dac63849.2025.11132558","title":"TransRoute: A Novel Hierarchical Transistor-Level Routing Framework Beyond Standard-Cell Methodology","display_name":"TransRoute: A Novel Hierarchical Transistor-Level Routing Framework Beyond Standard-Cell Methodology","publication_year":2025,"publication_date":"2025-06-22","ids":{"openalex":"https://openalex.org/W4414197889","doi":"https://doi.org/10.1109/dac63849.2025.11132558"},"language":"en","primary_location":{"id":"doi:10.1109/dac63849.2025.11132558","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dac63849.2025.11132558","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 62nd ACM/IEEE Design Automation Conference (DAC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5027638590","display_name":"Chen-Hao Hsu","orcid":"https://orcid.org/0000-0002-5787-7212"},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Chen-Hao Hsu","raw_affiliation_strings":["The University of Texas at Austin,ECE Department,Austin,TX,USA"],"affiliations":[{"raw_affiliation_string":"The University of Texas at Austin,ECE Department,Austin,TX,USA","institution_ids":["https://openalex.org/I86519309"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5011883763","display_name":"David Z. Pan","orcid":"https://orcid.org/0000-0002-5705-2501"},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"David Z. Pan","raw_affiliation_strings":["The University of Texas at Austin,ECE Department,Austin,TX,USA"],"affiliations":[{"raw_affiliation_string":"The University of Texas at Austin,ECE Department,Austin,TX,USA","institution_ids":["https://openalex.org/I86519309"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032519970","display_name":"Laurent Perron","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Laurent Perron","raw_affiliation_strings":["Google Research,Paris,France"],"affiliations":[{"raw_affiliation_string":"Google Research,Paris,France","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113659135","display_name":"Fr\u00e9d\u00e9ric Didier","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Fr\u00e9d\u00e9ric Didier","raw_affiliation_strings":["Google Research,Paris,France"],"affiliations":[{"raw_affiliation_string":"Google Research,Paris,France","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078415010","display_name":"Xiaoqing Xu","orcid":"https://orcid.org/0000-0002-5314-7669"},"institutions":[{"id":"https://openalex.org/I1291425158","display_name":"Google (United States)","ror":"https://ror.org/00njsd438","country_code":"US","type":"company","lineage":["https://openalex.org/I1291425158","https://openalex.org/I4210128969"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Xiaoqing Xu","raw_affiliation_strings":["Google DeepMind,Mountain View,CA,USA"],"affiliations":[{"raw_affiliation_string":"Google DeepMind,Mountain View,CA,USA","institution_ids":["https://openalex.org/I1291425158"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100353598","display_name":"Hao Chen","orcid":"https://orcid.org/0000-0002-8594-5630"},"institutions":[{"id":"https://openalex.org/I1291425158","display_name":"Google (United States)","ror":"https://ror.org/00njsd438","country_code":"US","type":"company","lineage":["https://openalex.org/I1291425158","https://openalex.org/I4210128969"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Hao Chen","raw_affiliation_strings":["Google DeepMind,Mountain View,CA,USA"],"affiliations":[{"raw_affiliation_string":"Google DeepMind,Mountain View,CA,USA","institution_ids":["https://openalex.org/I1291425158"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5027638590"],"corresponding_institution_ids":["https://openalex.org/I86519309"],"apc_list":null,"apc_paid":null,"fwci":4.4837,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.95073116,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":91,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"7"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9951000213623047,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.664900004863739},{"id":"https://openalex.org/keywords/abstraction","display_name":"Abstraction","score":0.6381999850273132},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.5317999720573425},{"id":"https://openalex.org/keywords/limiting","display_name":"Limiting","score":0.4684000015258789},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.42649999260902405},{"id":"https://openalex.org/keywords/multipath-routing","display_name":"Multipath routing","score":0.37040001153945923},{"id":"https://openalex.org/keywords/policy-based-routing","display_name":"Policy-based routing","score":0.3693000078201294},{"id":"https://openalex.org/keywords/place-and-route","display_name":"Place and route","score":0.34880000352859497},{"id":"https://openalex.org/keywords/static-routing","display_name":"Static routing","score":0.3305000066757202}],"concepts":[{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.664900004863739},{"id":"https://openalex.org/C124304363","wikidata":"https://www.wikidata.org/wiki/Q673661","display_name":"Abstraction","level":2,"score":0.6381999850273132},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.614799976348877},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.5317999720573425},{"id":"https://openalex.org/C188198153","wikidata":"https://www.wikidata.org/wiki/Q1613840","display_name":"Limiting","level":2,"score":0.4684000015258789},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.42649999260902405},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.3919000029563904},{"id":"https://openalex.org/C76522221","wikidata":"https://www.wikidata.org/wiki/Q5035396","display_name":"Multipath routing","level":5,"score":0.37040001153945923},{"id":"https://openalex.org/C196423136","wikidata":"https://www.wikidata.org/wiki/Q7209671","display_name":"Policy-based routing","level":5,"score":0.3693000078201294},{"id":"https://openalex.org/C127879752","wikidata":"https://www.wikidata.org/wiki/Q3390760","display_name":"Place and route","level":3,"score":0.34880000352859497},{"id":"https://openalex.org/C204948658","wikidata":"https://www.wikidata.org/wiki/Q1119410","display_name":"Static routing","level":4,"score":0.3305000066757202},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.3111000061035156},{"id":"https://openalex.org/C177818476","wikidata":"https://www.wikidata.org/wiki/Q12878103","display_name":"Hierarchical routing","level":5,"score":0.3010999858379364},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.2978000044822693},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.29280000925064087},{"id":"https://openalex.org/C100776233","wikidata":"https://www.wikidata.org/wiki/Q2532492","display_name":"Bridge (graph theory)","level":2,"score":0.2921999990940094},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.2888000011444092},{"id":"https://openalex.org/C89305328","wikidata":"https://www.wikidata.org/wiki/Q1755411","display_name":"Link-state routing protocol","level":4,"score":0.2874000072479248},{"id":"https://openalex.org/C184896649","wikidata":"https://www.wikidata.org/wiki/Q290066","display_name":"Routing table","level":4,"score":0.2856999933719635},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.2667999863624573},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.2667999863624573},{"id":"https://openalex.org/C138852830","wikidata":"https://www.wikidata.org/wiki/Q2292993","display_name":"Design methods","level":2,"score":0.2648000121116638},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.2615000009536743},{"id":"https://openalex.org/C2983435990","wikidata":"https://www.wikidata.org/wiki/Q22725","display_name":"Network routing","level":3,"score":0.2614000141620636},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.25540000200271606},{"id":"https://openalex.org/C94600068","wikidata":"https://www.wikidata.org/wiki/Q7371621","display_name":"Routing domain","level":5,"score":0.25440001487731934},{"id":"https://openalex.org/C99844830","wikidata":"https://www.wikidata.org/wiki/Q102441924","display_name":"Scaling","level":2,"score":0.2522999942302704}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dac63849.2025.11132558","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dac63849.2025.11132558","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 62nd ACM/IEEE Design Automation Conference (DAC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W2001255866","https://openalex.org/W2009815534","https://openalex.org/W2946715554","https://openalex.org/W2997716136","https://openalex.org/W3007821977","https://openalex.org/W3091734033","https://openalex.org/W3100453629","https://openalex.org/W3171799302","https://openalex.org/W3174654674","https://openalex.org/W3211857759","https://openalex.org/W4200577934","https://openalex.org/W4223927598","https://openalex.org/W4353031993","https://openalex.org/W4387146044","https://openalex.org/W4388838056","https://openalex.org/W4392680688","https://openalex.org/W4393140659"],"related_works":[],"abstract_inverted_index":{"In":[0],"advanced":[1,153],"technology":[2,154],"nodes,":[3],"benefits":[4],"from":[5],"scaling":[6],"have":[7],"become":[8],"limited":[9],"in":[10,31,83,116,152],"terms":[11],"of":[12,40,69,146],"power,":[13],"performance,":[14],"and":[15,136],"area":[16],"(PPA),":[17],"necessitating":[18],"improvements":[19],"through":[20],"design-technology":[21],"cooptimization":[22],"(DTCO).":[23],"While":[24],"the":[25,38,47,53,67,123],"standard-cell":[26],"methodology":[27,62],"is":[28,63],"widely":[29],"used":[30],"modern":[32],"VLSI":[33],"design,":[34],"it":[35],"inherently":[36],"constrains":[37],"potential":[39],"DTCO":[41],"due":[42],"to":[43,65,130,144],"its":[44],"abstraction":[45,68],"at":[46,52],"logic":[48],"level,":[49],"limiting":[50],"optimization":[51],"physical":[54],"level.":[55],"To":[56],"bridge":[57],"this":[58],"gap,":[59],"transistor-level":[60,91,128],"design":[61],"desired":[64],"break":[66],"standard":[70],"cells.":[71],"Existing":[72],"research":[73],"has":[74],"explored":[75],"large-scale":[76,103],"transistor":[77,104],"placement,":[78],"but":[79],"a":[80,85,97],"gap":[81],"remains":[82],"developing":[84],"routing":[86,92,100,115,125],"framework":[87,101,126],"that":[88,122],"efficiently":[89],"addresses":[90],"challenges.":[93],"This":[94],"paper":[95],"proposes":[96],"pioneering":[98],"transistorlevel":[99],"for":[102,114,140],"placements,":[105],"along":[106],"with":[107,142],"an":[108],"efficient":[109],"CP-SAT":[110],"(Constraint":[111],"ProgrammingSATisfiability)":[112],"formulation":[113],"lower":[117],"layers.":[118],"Experimental":[119],"results":[120],"demonstrate":[121],"proposed":[124],"enables":[127],"designs":[129,141],"achieve":[131],"significantly":[132],"reduced":[133],"total":[134],"wirelength":[135],"high":[137],"utilization":[138],"rates":[139],"hundreds":[143],"thousands":[145],"transistors,":[147],"outperforming":[148],"traditional":[149],"standard-cell-based":[150],"approaches":[151],"nodes.":[155]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":1}],"updated_date":"2026-03-28T08:17:26.163206","created_date":"2025-10-10T00:00:00"}