{"id":"https://openalex.org/W4414197507","doi":"https://doi.org/10.1109/dac63849.2025.11132555","title":"Late Breaking Results: Opera: An Open and Efficient Platform for Data-driven Synthesis of Analog Circuits","display_name":"Late Breaking Results: Opera: An Open and Efficient Platform for Data-driven Synthesis of Analog Circuits","publication_year":2025,"publication_date":"2025-06-22","ids":{"openalex":"https://openalex.org/W4414197507","doi":"https://doi.org/10.1109/dac63849.2025.11132555"},"language":"en","primary_location":{"id":"doi:10.1109/dac63849.2025.11132555","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dac63849.2025.11132555","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 62nd ACM/IEEE Design Automation Conference (DAC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101747027","display_name":"Shikai Wang","orcid":"https://orcid.org/0000-0002-9943-4460"},"institutions":[{"id":"https://openalex.org/I193531525","display_name":"George Washington University","ror":"https://ror.org/00y4zzh67","country_code":"US","type":"education","lineage":["https://openalex.org/I193531525"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Shikai Wang","raw_affiliation_strings":["George Washington University,ECE Department,Washington D.C,USA"],"affiliations":[{"raw_affiliation_string":"George Washington University,ECE Department,Washington D.C,USA","institution_ids":["https://openalex.org/I193531525"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005668148","display_name":"Yaolong Hu","orcid":"https://orcid.org/0000-0003-4523-7581"},"institutions":[{"id":"https://openalex.org/I74775410","display_name":"Rice University","ror":"https://ror.org/008zs3103","country_code":"US","type":"education","lineage":["https://openalex.org/I74775410"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yaolong Hu","raw_affiliation_strings":["Rice University,ECE Department,Houston,USA"],"affiliations":[{"raw_affiliation_string":"Rice University,ECE Department,Houston,USA","institution_ids":["https://openalex.org/I74775410"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043592259","display_name":"Zhiqiang Yi","orcid":null},"institutions":[{"id":"https://openalex.org/I193531525","display_name":"George Washington University","ror":"https://ror.org/00y4zzh67","country_code":"US","type":"education","lineage":["https://openalex.org/I193531525"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Zhiqiang Yi","raw_affiliation_strings":["George Washington University,ECE Department,Washington D.C,USA"],"affiliations":[{"raw_affiliation_string":"George Washington University,ECE Department,Washington D.C,USA","institution_ids":["https://openalex.org/I193531525"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014439819","display_name":"Taiyun Chi","orcid":"https://orcid.org/0000-0003-3286-1262"},"institutions":[{"id":"https://openalex.org/I74775410","display_name":"Rice University","ror":"https://ror.org/008zs3103","country_code":"US","type":"education","lineage":["https://openalex.org/I74775410"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Taiyun Chi","raw_affiliation_strings":["Rice University,ECE Department,Houston,USA"],"affiliations":[{"raw_affiliation_string":"Rice University,ECE Department,Houston,USA","institution_ids":["https://openalex.org/I74775410"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5062801966","display_name":"Weidong Cao","orcid":"https://orcid.org/0000-0001-7539-8250"},"institutions":[{"id":"https://openalex.org/I193531525","display_name":"George Washington University","ror":"https://ror.org/00y4zzh67","country_code":"US","type":"education","lineage":["https://openalex.org/I193531525"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Weidong Cao","raw_affiliation_strings":["George Washington University,ECE Department,Washington D.C,USA"],"affiliations":[{"raw_affiliation_string":"George Washington University,ECE Department,Washington D.C,USA","institution_ids":["https://openalex.org/I193531525"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5101747027"],"corresponding_institution_ids":["https://openalex.org/I193531525"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.24951596,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"2"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9890000224113464,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9890000224113464,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9702000021934509,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9682999849319458,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/benchmarking","display_name":"Benchmarking","score":0.6291999816894531},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5842000246047974},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.45509999990463257},{"id":"https://openalex.org/keywords/analogue-electronics","display_name":"Analogue electronics","score":0.44440001249313354},{"id":"https://openalex.org/keywords/ranging","display_name":"Ranging","score":0.436599999666214},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.39989998936653137},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.38690000772476196}],"concepts":[{"id":"https://openalex.org/C86251818","wikidata":"https://www.wikidata.org/wiki/Q816754","display_name":"Benchmarking","level":2,"score":0.6291999816894531},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5842000246047974},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5529000163078308},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5392000079154968},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.45509999990463257},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4546000063419342},{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.44440001249313354},{"id":"https://openalex.org/C115051666","wikidata":"https://www.wikidata.org/wiki/Q6522493","display_name":"Ranging","level":2,"score":0.436599999666214},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.4138999879360199},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.39989998936653137},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.38690000772476196},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.37720000743865967},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.3546000123023987},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.32850000262260437},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3215000033378601},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.30640000104904175},{"id":"https://openalex.org/C138331895","wikidata":"https://www.wikidata.org/wiki/Q11650","display_name":"Electronics","level":2,"score":0.30250000953674316},{"id":"https://openalex.org/C133731056","wikidata":"https://www.wikidata.org/wiki/Q4917288","display_name":"Control engineering","level":1,"score":0.2980000078678131},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.29019999504089355},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.28119999170303345},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.27300000190734863},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2669999897480011},{"id":"https://openalex.org/C62907940","wikidata":"https://www.wikidata.org/wiki/Q1541329","display_name":"Mixed-signal integrated circuit","level":3,"score":0.2597000002861023}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dac63849.2025.11132555","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dac63849.2025.11132555","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 62nd ACM/IEEE Design Automation Conference (DAC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W3036532492","https://openalex.org/W3121642476","https://openalex.org/W4225083336","https://openalex.org/W4401568381"],"related_works":[],"abstract_inverted_index":{"The":[0],"front-end":[1],"synthesis":[2,63,107,146,160],"of":[3,14,68,87,108,158],"analog":[4,109],"circuits":[5,119,136],"has":[6],"been":[7,29],"a":[8],"long-standing":[9],"challenge":[10],"since":[11],"the":[12,62,69,105,143,156],"advent":[13],"integrated":[15],"circuits.":[16,110],"Many":[17],"methods,":[18],"ranging":[19],"from":[20,44],"conventional":[21,144],"optimization-based":[22],"techniques":[23],"to":[24,32,49,83,128,150],"emerging":[25],"learning-based":[26],"approaches,":[27],"have":[28],"extensively":[30],"explored":[31],"address":[33],"this":[34,139],"challenge.":[35],"Yet,":[36],"these":[37,76],"methods":[38,77,161],"are":[39,58],"data-driven":[40,106,145],"and":[41,101,120],"often":[42],"suffer":[43],"low":[45],"design":[46],"efficiency,":[47],"due":[48,82],"their":[50,84],"heavy":[51],"reliance":[52],"on":[53,134],"time-consuming":[54],"circuit":[55,71],"simulators,":[56],"which":[57],"frequently":[59],"used":[60],"in":[61],"loop":[64],"for":[65,91,104,117],"real-time":[66],"evaluation":[67],"evolving":[70],"design.":[72],"In":[73],"addition,":[74],"benchmarking":[75,157],"is":[78],"also":[79,154],"largely":[80],"unachievable":[81],"exclusive":[85],"use":[86],"commercial":[88],"semiconductor":[89,169],"technology":[90],"evaluation.":[92],"This":[93],"\u201cLate":[94],"Breaking":[95],"Results\u201d":[96],"introduces":[97],"Opera,":[98],"an":[99,167],"open":[100],"efficient":[102,114,130],"platform":[103,140],"Specifically,":[111],"Opera":[112],"develops":[113],"surrogate":[115],"models":[116],"various":[118,159],"integrates":[121],"them":[122],"into":[123],"open-source":[124,168],"OpenAI":[125],"Gym-like":[126],"environments":[127,164],"enable":[129],"synthesis.":[131],"Case":[132],"studies":[133],"exemplary":[135],"show":[137],"that":[138],"can":[141],"accelerate":[142],"flow":[147],"by":[148],"up":[149],"$40":[151],"\\times$.":[152],"It":[153],"enables":[155],"with":[162],"standardized":[163],"built":[165],"upon":[166],"process.":[170]},"counts_by_year":[],"updated_date":"2026-03-07T16:01:11.037858","created_date":"2025-10-10T00:00:00"}