{"id":"https://openalex.org/W4414197148","doi":"https://doi.org/10.1109/dac63849.2025.11132539","title":"Versatile Cross-platform Compilation Toolchain for Schr\u00f6dinger-style Quantum Circuit Simulation","display_name":"Versatile Cross-platform Compilation Toolchain for Schr\u00f6dinger-style Quantum Circuit Simulation","publication_year":2025,"publication_date":"2025-06-22","ids":{"openalex":"https://openalex.org/W4414197148","doi":"https://doi.org/10.1109/dac63849.2025.11132539"},"language":"en","primary_location":{"id":"doi:10.1109/dac63849.2025.11132539","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dac63849.2025.11132539","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 62nd ACM/IEEE Design Automation Conference (DAC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5036989019","display_name":"Yuncheng Lu","orcid":"https://orcid.org/0000-0003-0465-942X"},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"Yuncheng Lu","raw_affiliation_strings":["Imperial College London,Department of Computing,London,UK"],"affiliations":[{"raw_affiliation_string":"Imperial College London,Department of Computing,London,UK","institution_ids":["https://openalex.org/I47508984"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101853545","display_name":"Shuang Liang","orcid":"https://orcid.org/0000-0002-6730-1997"},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Shuang Liang","raw_affiliation_strings":["Imperial College London,Department of Computing,London,UK"],"affiliations":[{"raw_affiliation_string":"Imperial College London,Department of Computing,London,UK","institution_ids":["https://openalex.org/I47508984"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5057043409","display_name":"Hongxiang Fan","orcid":"https://orcid.org/0000-0003-2387-5611"},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Hongxiang Fan","raw_affiliation_strings":["Imperial College London,Department of Computing,London,UK"],"affiliations":[{"raw_affiliation_string":"Imperial College London,Department of Computing,London,UK","institution_ids":["https://openalex.org/I47508984"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5083303676","display_name":"Ce Guo","orcid":"https://orcid.org/0000-0002-0272-9175"},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Ce Guo","raw_affiliation_strings":["Imperial College London,Department of Computing,London,UK"],"affiliations":[{"raw_affiliation_string":"Imperial College London,Department of Computing,London,UK","institution_ids":["https://openalex.org/I47508984"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5057940557","display_name":"Wayne Luk","orcid":"https://orcid.org/0000-0002-6750-927X"},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Wayne Luk","raw_affiliation_strings":["Imperial College London,Department of Computing,London,UK"],"affiliations":[{"raw_affiliation_string":"Imperial College London,Department of Computing,London,UK","institution_ids":["https://openalex.org/I47508984"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5000319133","display_name":"Paul H. J. Kelly","orcid":"https://orcid.org/0000-0001-5905-1804"},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Paul H. J. Kelly","raw_affiliation_strings":["Imperial College London,Department of Computing,London,UK"],"affiliations":[{"raw_affiliation_string":"Imperial College London,Department of Computing,London,UK","institution_ids":["https://openalex.org/I47508984"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5036989019"],"corresponding_institution_ids":["https://openalex.org/I47508984"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.13431057,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"7"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10682","display_name":"Quantum Computing Algorithms and Architecture","score":0.9753000140190125,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10682","display_name":"Quantum Computing Algorithms and Architecture","score":0.9753000140190125,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9739000201225281,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10382","display_name":"Quantum and electron transport phenomena","score":0.9592999815940857,"subfield":{"id":"https://openalex.org/subfields/3107","display_name":"Atomic and Molecular Physics, and Optics"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/toolchain","display_name":"Toolchain","score":0.9014000296592712},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.8468999862670898},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.6162999868392944},{"id":"https://openalex.org/keywords/vectorization","display_name":"Vectorization (mathematics)","score":0.5644000172615051},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.5273000001907349},{"id":"https://openalex.org/keywords/exploit","display_name":"Exploit","score":0.5105999708175659},{"id":"https://openalex.org/keywords/ibm","display_name":"IBM","score":0.39579999446868896},{"id":"https://openalex.org/keywords/generator","display_name":"Generator (circuit theory)","score":0.37049999833106995}],"concepts":[{"id":"https://openalex.org/C2777062904","wikidata":"https://www.wikidata.org/wiki/Q545406","display_name":"Toolchain","level":3,"score":0.9014000296592712},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.8468999862670898},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7809000015258789},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.6162999868392944},{"id":"https://openalex.org/C41681595","wikidata":"https://www.wikidata.org/wiki/Q7917855","display_name":"Vectorization (mathematics)","level":2,"score":0.5644000172615051},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.5273000001907349},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5149999856948853},{"id":"https://openalex.org/C165696696","wikidata":"https://www.wikidata.org/wiki/Q11287","display_name":"Exploit","level":2,"score":0.5105999708175659},{"id":"https://openalex.org/C70388272","wikidata":"https://www.wikidata.org/wiki/Q5968558","display_name":"IBM","level":2,"score":0.39579999446868896},{"id":"https://openalex.org/C2780992000","wikidata":"https://www.wikidata.org/wiki/Q17016113","display_name":"Generator (circuit theory)","level":3,"score":0.37049999833106995},{"id":"https://openalex.org/C133162039","wikidata":"https://www.wikidata.org/wiki/Q1061077","display_name":"Code generation","level":3,"score":0.36399999260902405},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3610000014305115},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3343000113964081},{"id":"https://openalex.org/C58053490","wikidata":"https://www.wikidata.org/wiki/Q176555","display_name":"Quantum computer","level":3,"score":0.33169999718666077},{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.3310999870300293},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3246999979019165},{"id":"https://openalex.org/C13164978","wikidata":"https://www.wikidata.org/wiki/Q600158","display_name":"Hardware acceleration","level":3,"score":0.3190000057220459},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.31459999084472656},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.3043000102043152},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.2897999882698059},{"id":"https://openalex.org/C49154492","wikidata":"https://www.wikidata.org/wiki/Q5300","display_name":"Central processing unit","level":2,"score":0.27090001106262207},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.27079999446868896},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.26350000500679016},{"id":"https://openalex.org/C459310","wikidata":"https://www.wikidata.org/wiki/Q117801","display_name":"Computational science","level":1,"score":0.26330000162124634},{"id":"https://openalex.org/C2778119891","wikidata":"https://www.wikidata.org/wiki/Q477690","display_name":"CUDA","level":2,"score":0.25609999895095825},{"id":"https://openalex.org/C84114770","wikidata":"https://www.wikidata.org/wiki/Q46344","display_name":"Quantum","level":2,"score":0.25119999051094055}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dac63849.2025.11132539","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dac63849.2025.11132539","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 62nd ACM/IEEE Design Automation Conference (DAC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1622946479","https://openalex.org/W2168676717","https://openalex.org/W2415656260","https://openalex.org/W2482126025","https://openalex.org/W2528010580","https://openalex.org/W2789114820","https://openalex.org/W2903516100","https://openalex.org/W2982169647","https://openalex.org/W3083278355","https://openalex.org/W3109010114","https://openalex.org/W3111162498","https://openalex.org/W3136233239","https://openalex.org/W3208078891","https://openalex.org/W4367663152","https://openalex.org/W4386764008","https://openalex.org/W4392877631"],"related_works":[],"abstract_inverted_index":{"While":[0],"existing":[1],"quantum":[2,19,26],"hardware":[3,49,100,113],"resources":[4],"have":[5],"limited":[6],"availability":[7],"and":[8,17,72,76,95,108,129,132,152],"reliability,":[9],"there":[10],"is":[11,51],"a":[12,65,82,133],"growing":[13],"demand":[14],"for":[15,24,47,98,111,125,137],"exploring":[16],"verifying":[18],"algorithms.":[20],"Efficient":[21],"classical":[22,42],"simulators":[23],"high-performance":[25,77,109,154],"simulation":[27],"are":[28],"critical":[29],"to":[30,36,105,164,177],"meeting":[31],"this":[32,116],"demand.":[33],"However,":[34],"due":[35],"the":[37,91],"vastly":[38],"varied":[39],"characteristics":[40],"of":[41],"hardware,":[43],"implementing":[44],"hardware-specific":[45],"optimizations":[46],"different":[48,112],"platforms":[50],"challenging.":[52],"To":[53,115],"address":[54],"such":[55],"needs,":[56],"we":[57],"propose":[58],"CAST":[59,80,102,118,143,161,174],"(Cross-platform":[60],"Adaptive":[61],"Schr\u00f6dinger-style":[62],"Simulation":[63],"Toolchain),":[64],"novel":[66,83],"compilation":[67],"toolchain":[68],"with":[69],"cross-platform":[70],"(CPU":[71],"Nvidia":[73,138,149,181],"GPU)":[74],"optimization":[75,124],"backend":[78,96,110],"supports.":[79],"exploits":[81],"sparsity-aware":[84],"gate":[85],"fusion":[86,93],"algorithm":[87],"that":[88],"automatically":[89],"selects":[90],"best":[92],"strategy":[94],"configuration":[97],"targeted":[99],"platforms.":[101,114],"also":[103],"aims":[104],"offer":[106],"versatile":[107],"end,":[117],"provides":[119],"an":[120],"LLVM":[121],"IR-based":[122],"vectorization":[123],"various":[126,157,170],"CPU":[127],"architectures":[128],"instruction":[130],"sets,":[131],"PTX-based":[134],"code":[135],"generator":[136],"GPU":[139],"support.":[140],"We":[141],"benchmark":[142],"against":[144],"IBM":[145],"Qiskit,":[146],"Google":[147],"QSimCirq,":[148],"cuQuantum":[150,182],"backend,":[151],"other":[153],"simulators.":[155],"On":[156,169],"32-qubit":[158],"CPU-based":[159],"benchmarks,":[160,173],"achieves":[162,175],"up":[163,176],"8.03x":[165],"speedup":[166,179],"than":[167,180],"Qiskit.":[168],"30-qubit":[171],"GPU-based":[172],"39.3x":[178],"backend.":[183]},"counts_by_year":[],"updated_date":"2026-03-07T16:01:11.037858","created_date":"2025-10-10T00:00:00"}