{"id":"https://openalex.org/W4414198034","doi":"https://doi.org/10.1109/dac63849.2025.11132514","title":"VersaSlot: Efficient Fine-grained FPGA Sharing with Big.Little Slots and Live Migration in FPGA Cluster","display_name":"VersaSlot: Efficient Fine-grained FPGA Sharing with Big.Little Slots and Live Migration in FPGA Cluster","publication_year":2025,"publication_date":"2025-06-22","ids":{"openalex":"https://openalex.org/W4414198034","doi":"https://doi.org/10.1109/dac63849.2025.11132514"},"language":"en","primary_location":{"id":"doi:10.1109/dac63849.2025.11132514","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dac63849.2025.11132514","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 62nd ACM/IEEE Design Automation Conference (DAC)","raw_type":"proceedings-article"},"type":"preprint","indexed_in":["arxiv","crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://arxiv.org/pdf/2503.05930","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5019828557","display_name":"Jianfeng Gu","orcid":"https://orcid.org/0000-0001-6991-292X"},"institutions":[{"id":"https://openalex.org/I4210131745","display_name":"Parallel Consulting (United States)","ror":"https://ror.org/03cssbw37","country_code":"US","type":"company","lineage":["https://openalex.org/I4210131745"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Jianfeng Gu","raw_affiliation_strings":["Technical University of Munich,Chair of Computer Architecture and Parallel Systems"],"affiliations":[{"raw_affiliation_string":"Technical University of Munich,Chair of Computer Architecture and Parallel Systems","institution_ids":["https://openalex.org/I4210131745"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100446023","display_name":"Hao Wang","orcid":"https://orcid.org/0000-0001-5279-3645"},"institutions":[{"id":"https://openalex.org/I4210131745","display_name":"Parallel Consulting (United States)","ror":"https://ror.org/03cssbw37","country_code":"US","type":"company","lineage":["https://openalex.org/I4210131745"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Hao Wang","raw_affiliation_strings":["Technical University of Munich,Chair of Computer Architecture and Parallel Systems"],"affiliations":[{"raw_affiliation_string":"Technical University of Munich,Chair of Computer Architecture and Parallel Systems","institution_ids":["https://openalex.org/I4210131745"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101873158","display_name":"Xiaorang Guo","orcid":"https://orcid.org/0000-0003-1697-817X"},"institutions":[{"id":"https://openalex.org/I4210131745","display_name":"Parallel Consulting (United States)","ror":"https://ror.org/03cssbw37","country_code":"US","type":"company","lineage":["https://openalex.org/I4210131745"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Xiaorang Guo","raw_affiliation_strings":["Technical University of Munich,Chair of Computer Architecture and Parallel Systems"],"affiliations":[{"raw_affiliation_string":"Technical University of Munich,Chair of Computer Architecture and Parallel Systems","institution_ids":["https://openalex.org/I4210131745"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045289712","display_name":"Martin Schulz","orcid":"https://orcid.org/0000-0001-9013-435X"},"institutions":[{"id":"https://openalex.org/I4210131745","display_name":"Parallel Consulting (United States)","ror":"https://ror.org/03cssbw37","country_code":"US","type":"company","lineage":["https://openalex.org/I4210131745"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Martin Schulz","raw_affiliation_strings":["Technical University of Munich,Chair of Computer Architecture and Parallel Systems"],"affiliations":[{"raw_affiliation_string":"Technical University of Munich,Chair of Computer Architecture and Parallel Systems","institution_ids":["https://openalex.org/I4210131745"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5011103949","display_name":"Michael Gerndt","orcid":"https://orcid.org/0000-0002-3210-5048"},"institutions":[{"id":"https://openalex.org/I4210131745","display_name":"Parallel Consulting (United States)","ror":"https://ror.org/03cssbw37","country_code":"US","type":"company","lineage":["https://openalex.org/I4210131745"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Michael Gerndt","raw_affiliation_strings":["Technical University of Munich,Chair of Computer Architecture and Parallel Systems"],"affiliations":[{"raw_affiliation_string":"Technical University of Munich,Chair of Computer Architecture and Parallel Systems","institution_ids":["https://openalex.org/I4210131745"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5019828557"],"corresponding_institution_ids":["https://openalex.org/I4210131745"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.28067566,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"7"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9930999875068665,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.864300012588501},{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.7839000225067139},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.5924000144004822},{"id":"https://openalex.org/keywords/shared-resource","display_name":"Shared resource","score":0.4693000018596649},{"id":"https://openalex.org/keywords/time-division-multiplexing","display_name":"Time-division multiplexing","score":0.429500013589859},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.420199990272522},{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.3492000102996826}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.864300012588501},{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.7839000225067139},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7789000272750854},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.5924000144004822},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.48570001125335693},{"id":"https://openalex.org/C51332947","wikidata":"https://www.wikidata.org/wiki/Q1172305","display_name":"Shared resource","level":2,"score":0.4693000018596649},{"id":"https://openalex.org/C50661577","wikidata":"https://www.wikidata.org/wiki/Q901831","display_name":"Time-division multiplexing","level":3,"score":0.429500013589859},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.420199990272522},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.3492000102996826},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3303000032901764},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.3303000032901764},{"id":"https://openalex.org/C2780451532","wikidata":"https://www.wikidata.org/wiki/Q759676","display_name":"Task (project management)","level":2,"score":0.30660000443458557},{"id":"https://openalex.org/C29202148","wikidata":"https://www.wikidata.org/wiki/Q287260","display_name":"Resource allocation","level":2,"score":0.2948000133037567},{"id":"https://openalex.org/C206345919","wikidata":"https://www.wikidata.org/wiki/Q20380951","display_name":"Resource (disambiguation)","level":2,"score":0.28839999437332153},{"id":"https://openalex.org/C2778710394","wikidata":"https://www.wikidata.org/wiki/Q4179813","display_name":"Live migration","level":4,"score":0.2847000062465668},{"id":"https://openalex.org/C2779965156","wikidata":"https://www.wikidata.org/wiki/Q5227350","display_name":"Data sharing","level":3,"score":0.2825999855995178},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.2727000117301941},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.27149999141693115},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.2524999976158142}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/dac63849.2025.11132514","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dac63849.2025.11132514","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 62nd ACM/IEEE Design Automation Conference (DAC)","raw_type":"proceedings-article"},{"id":"pmh:oai:arXiv.org:2503.05930","is_oa":true,"landing_page_url":"http://arxiv.org/abs/2503.05930","pdf_url":"https://arxiv.org/pdf/2503.05930","source":{"id":"https://openalex.org/S4393918464","display_name":"ArXiv.org","issn_l":"2331-8422","issn":["2331-8422"],"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"text"}],"best_oa_location":{"id":"pmh:oai:arXiv.org:2503.05930","is_oa":true,"landing_page_url":"http://arxiv.org/abs/2503.05930","pdf_url":"https://arxiv.org/pdf/2503.05930","source":{"id":"https://openalex.org/S4393918464","display_name":"ArXiv.org","issn_l":"2331-8422","issn":["2331-8422"],"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"text"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W2583220202","https://openalex.org/W2798956872","https://openalex.org/W3011348040","https://openalex.org/W3212817848","https://openalex.org/W4205356639","https://openalex.org/W4206662528","https://openalex.org/W4210258659","https://openalex.org/W4256629673","https://openalex.org/W4308479898","https://openalex.org/W4380881473","https://openalex.org/W4386765013","https://openalex.org/W4388031346"],"related_works":[],"abstract_inverted_index":{"As":[0],"FPGAs":[1,124],"gain":[2],"popularity":[3],"for":[4,23],"on-demand":[5],"application":[6,46],"acceleration":[7],"in":[8],"data":[9],"center":[10],"computing,":[11],"dynamic":[12],"partial":[13,31],"reconfiguration":[14,32],"(DPR)":[15],"has":[16],"become":[17],"an":[18,54,85,115],"effective":[19],"fine-grained":[20],"sharing":[21,29,58,167],"technique":[22],"FPGA":[24,28,57,104,116,152],"multiplexing.":[25],"However,":[26],"current":[27],"encounters":[30],"contention":[33,70],"and":[34,71,89,98,126,154,174,180],"task":[35,72],"execution":[36],"blocking":[37,73],"problems":[38],"introduced":[39],"by":[40,178],"the":[41,69,79,107,111,120,149,164,172],"DPR,":[42],"which":[43],"significantly":[44],"degrade":[45],"performance.":[47],"In":[48],"this":[49],"paper,":[50],"we":[51,83],"propose":[52],"VersaSlot,":[53],"efficient":[55,86],"spatio-temporal":[56,166],"system":[59,113],"with":[60,93],"novel":[61],"Big.Little":[62,81],"slot":[63,87],"architecture":[64],"that":[65,138],"can":[66],"effectively":[67],"resolve":[68],"while":[74],"improving":[75],"resource":[76,176],"utilization.":[77],"For":[78],"heterogeneous":[80],"architecture,":[82],"introduce":[84],"allocation":[88],"scheduling":[90,133],"algorithm,":[91],"along":[92],"a":[94],"seamless":[95],"cross-board":[96],"switching":[97],"live":[99],"migration":[100],"mechanism,":[101],"to":[102,142,156],"maximize":[103],"multiplexing":[105],"across":[106],"cluster.":[108],"We":[109],"evaluate":[110],"VersaSlot":[112,139,170],"on":[114,182],"cluster":[117],"composed":[118],"of":[119],"latest":[121],"Xilinx":[122],"UltraScale+":[123],"(ZCU216)":[125],"compare":[127],"its":[128],"performance":[129],"against":[130],"four":[131],"existing":[132],"algorithms.":[134],"The":[135],"results":[136],"demonstrate":[137],"achieves":[140],"up":[141,155],"13.66x":[143],"lower":[144],"average":[145,159],"response":[146,160],"time":[147,161],"than":[148],"traditional":[150],"temporal":[151],"multiplexing,":[153],"$2.19":[157],"x$":[158],"improvement":[162],"over":[163],"state-of-the-art":[165],"systems.":[168],"Furthermore,":[169],"enhances":[171],"LUT":[173],"FF":[175],"utilization":[177],"35%":[179],"29%":[181],"average,":[183],"respectively.":[184]},"counts_by_year":[],"updated_date":"2026-03-07T16:01:11.037858","created_date":"2025-10-10T00:00:00"}