{"id":"https://openalex.org/W4414197147","doi":"https://doi.org/10.1109/dac63849.2025.11132492","title":"LeakyDSP: Exploiting Digital Signal Processing Blocks to Sense Voltage Fluctuations in FPGAs","display_name":"LeakyDSP: Exploiting Digital Signal Processing Blocks to Sense Voltage Fluctuations in FPGAs","publication_year":2025,"publication_date":"2025-06-22","ids":{"openalex":"https://openalex.org/W4414197147","doi":"https://doi.org/10.1109/dac63849.2025.11132492"},"language":"en","primary_location":{"id":"doi:10.1109/dac63849.2025.11132492","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dac63849.2025.11132492","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 62nd ACM/IEEE Design Automation Conference (DAC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5005665665","display_name":"Xin Zhang","orcid":"https://orcid.org/0000-0001-9061-6930"},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Xin Zhang","raw_affiliation_strings":["Peking University,School of Software and Microelectronics"],"affiliations":[{"raw_affiliation_string":"Peking University,School of Software and Microelectronics","institution_ids":["https://openalex.org/I20231570"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111066040","display_name":"Jiajun Zou","orcid":"https://orcid.org/0009-0008-1393-0692"},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jiajun Zou","raw_affiliation_strings":["Peking University,School of Software and Microelectronics"],"affiliations":[{"raw_affiliation_string":"Peking University,School of Software and Microelectronics","institution_ids":["https://openalex.org/I20231570"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5085702298","display_name":"Yi Yang","orcid":"https://orcid.org/0000-0003-0173-7306"},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yi Yang","raw_affiliation_strings":["Peking University,School of Software and Microelectronics"],"affiliations":[{"raw_affiliation_string":"Peking University,School of Software and Microelectronics","institution_ids":["https://openalex.org/I20231570"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5035938543","display_name":"Qingni Shen","orcid":"https://orcid.org/0000-0002-0605-6043"},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Qingni Shen","raw_affiliation_strings":["Peking University,School of Software and Microelectronics"],"affiliations":[{"raw_affiliation_string":"Peking University,School of Software and Microelectronics","institution_ids":["https://openalex.org/I20231570"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100410710","display_name":"Zhi Zhang","orcid":"https://orcid.org/0000-0003-3604-5369"},"institutions":[{"id":"https://openalex.org/I177877127","display_name":"The University of Western Australia","ror":"https://ror.org/047272k79","country_code":"AU","type":"education","lineage":["https://openalex.org/I177877127"]}],"countries":["AU"],"is_corresponding":false,"raw_author_name":"Zhi Zhang","raw_affiliation_strings":["The University of Western,Australia"],"affiliations":[{"raw_affiliation_string":"The University of Western,Australia","institution_ids":["https://openalex.org/I177877127"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067969908","display_name":"Yansong Gao","orcid":"https://orcid.org/0000-0001-6029-5064"},"institutions":[{"id":"https://openalex.org/I177877127","display_name":"The University of Western Australia","ror":"https://ror.org/047272k79","country_code":"AU","type":"education","lineage":["https://openalex.org/I177877127"]}],"countries":["AU"],"is_corresponding":false,"raw_author_name":"Yansong Gao","raw_affiliation_strings":["The University of Western,Australia"],"affiliations":[{"raw_affiliation_string":"The University of Western,Australia","institution_ids":["https://openalex.org/I177877127"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5041563693","display_name":"Zhonghai Wu","orcid":"https://orcid.org/0000-0003-1268-836X"},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhonghai Wu","raw_affiliation_strings":["Peking University,School of Software and Microelectronics"],"affiliations":[{"raw_affiliation_string":"Peking University,School of Software and Microelectronics","institution_ids":["https://openalex.org/I20231570"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5069683581","display_name":"Trevor E. Carlson","orcid":"https://orcid.org/0000-0001-8742-134X"},"institutions":[{"id":"https://openalex.org/I165932596","display_name":"National University of Singapore","ror":"https://ror.org/01tgyzw49","country_code":"SG","type":"education","lineage":["https://openalex.org/I165932596"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Trevor E. Carlson","raw_affiliation_strings":["National University of Singapore"],"affiliations":[{"raw_affiliation_string":"National University of Singapore","institution_ids":["https://openalex.org/I165932596"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":8,"corresponding_author_ids":["https://openalex.org/A5005665665"],"corresponding_institution_ids":["https://openalex.org/I20231570"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.23132854,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"7"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9843999743461609,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9843999743461609,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9739000201225281,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9718999862670898,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6621999740600586},{"id":"https://openalex.org/keywords/robustness","display_name":"Robustness (evolution)","score":0.599399983882904},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.5874000191688538},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.5011000037193298},{"id":"https://openalex.org/keywords/sense","display_name":"Sense (electronics)","score":0.46369999647140503},{"id":"https://openalex.org/keywords/transmission","display_name":"Transmission (telecommunications)","score":0.3790999948978424},{"id":"https://openalex.org/keywords/data-transmission","display_name":"Data transmission","score":0.36570000648498535},{"id":"https://openalex.org/keywords/cloud-computing","display_name":"Cloud computing","score":0.364300012588501}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6931999921798706},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6621999740600586},{"id":"https://openalex.org/C63479239","wikidata":"https://www.wikidata.org/wiki/Q7353546","display_name":"Robustness (evolution)","level":3,"score":0.599399983882904},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.5874000191688538},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.5011000037193298},{"id":"https://openalex.org/C143141573","wikidata":"https://www.wikidata.org/wiki/Q7450971","display_name":"Sense (electronics)","level":2,"score":0.46369999647140503},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4625999927520752},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.43540000915527344},{"id":"https://openalex.org/C761482","wikidata":"https://www.wikidata.org/wiki/Q118093","display_name":"Transmission (telecommunications)","level":2,"score":0.3790999948978424},{"id":"https://openalex.org/C557945733","wikidata":"https://www.wikidata.org/wiki/Q389772","display_name":"Data transmission","level":2,"score":0.36570000648498535},{"id":"https://openalex.org/C79974875","wikidata":"https://www.wikidata.org/wiki/Q483639","display_name":"Cloud computing","level":2,"score":0.364300012588501},{"id":"https://openalex.org/C21200559","wikidata":"https://www.wikidata.org/wiki/Q7451068","display_name":"Sensitivity (control systems)","level":2,"score":0.36390000581741333},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.3433000147342682},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3215999901294708},{"id":"https://openalex.org/C104267543","wikidata":"https://www.wikidata.org/wiki/Q208163","display_name":"Signal processing","level":3,"score":0.3190999925136566},{"id":"https://openalex.org/C2779338814","wikidata":"https://www.wikidata.org/wiki/Q5179285","display_name":"Covert","level":2,"score":0.3109000027179718},{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.30709999799728394},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.29829999804496765},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.29760000109672546},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.29339998960494995},{"id":"https://openalex.org/C120524526","wikidata":"https://www.wikidata.org/wiki/Q1709148","display_name":"Reboot","level":2,"score":0.26660001277923584},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.26489999890327454},{"id":"https://openalex.org/C51332947","wikidata":"https://www.wikidata.org/wiki/Q1172305","display_name":"Shared resource","level":2,"score":0.26409998536109924},{"id":"https://openalex.org/C173018170","wikidata":"https://www.wikidata.org/wiki/Q165678","display_name":"Microcontroller","level":2,"score":0.2637999951839447},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.25920000672340393}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/dac63849.2025.11132492","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dac63849.2025.11132492","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 62nd ACM/IEEE Design Automation Conference (DAC)","raw_type":"proceedings-article"},{"id":"pmh:oai:pure.atira.dk:publications/8b8407a8-1dba-440a-8675-7d8ee1f33064","is_oa":false,"landing_page_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=11132492","pdf_url":null,"source":{"id":"https://openalex.org/S4306402492","display_name":"UWA Profiles and Research Repository (UWA)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I177877127","host_organization_name":"The University of Western Australia","host_organization_lineage":["https://openalex.org/I177877127"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Zhang, X, Zou, J, Yang, Y, Shen, Q, Zhang, Z, Gao, Y, Wu, Z & Carlson, T E 2025, LeakyDSP: Exploiting Digital Signal Processing Blocks to Sense Voltage Fluctuations in FPGAs. in 62nd ACM/IEEE Design Automation Conference 2025., 11132492, Proceedings - Design Automation Conference, IEEE DataPort, USA, pp. 1-7, 62nd ACM/IEEE Design Automation Conference (DAC) 2025, San Francisco, United States, 22/06/25. https://doi.org/10.1109/DAC63849.2025.11132492","raw_type":"info:eu-repo/semantics/publishedVersion"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320311687","display_name":"Ministry of Education","ror":"https://ror.org/03m01yf64"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":32,"referenced_works":["https://openalex.org/W1574447377","https://openalex.org/W1581096142","https://openalex.org/W2281121352","https://openalex.org/W2303128970","https://openalex.org/W2522903812","https://openalex.org/W2794898833","https://openalex.org/W2934754865","https://openalex.org/W2966980899","https://openalex.org/W2982042968","https://openalex.org/W2996863257","https://openalex.org/W3010835436","https://openalex.org/W3011348040","https://openalex.org/W3014400029","https://openalex.org/W3016064750","https://openalex.org/W3043571714","https://openalex.org/W3155057378","https://openalex.org/W3175162501","https://openalex.org/W3183466684","https://openalex.org/W3183712254","https://openalex.org/W3194922745","https://openalex.org/W3214244634","https://openalex.org/W3216247449","https://openalex.org/W3217093165","https://openalex.org/W4293261604","https://openalex.org/W4294325515","https://openalex.org/W4323310116","https://openalex.org/W4379115547","https://openalex.org/W4386822664","https://openalex.org/W4389395050","https://openalex.org/W4390100859","https://openalex.org/W4393579403","https://openalex.org/W4404133325"],"related_works":[],"abstract_inverted_index":{"In":[0],"recent":[1],"years,":[2],"cloud":[3],"providers":[4],"are":[5],"dedicated":[6],"to":[7,11,45,65,71,78],"enabling":[8],"FPGA":[9],"multi-tenancy":[10],"improve":[12],"resource":[13],"utilization,":[14],"but":[15,50],"this":[16],"new":[17],"sharing":[18],"model":[19],"introduces":[20],"power":[21],"side-channel":[22],"threats,":[23],"where":[24],"attackers":[25],"detect":[26],"voltage":[27,48,66],"fluctuations":[28,49,67],"from":[29],"colocated":[30],"circuits.":[31],"This":[32],"paper":[33],"proposes":[34],"LeakyDSP,":[35],"a":[36,93],"novel":[37],"onchip":[38],"sensor":[39],"that":[40,60],"maliciously":[41],"configures":[42],"DSP":[43],"blocks":[44],"sense":[46],"fine-grained":[47],"is":[51],"overlooked":[52],"by":[53],"existing":[54],"studies.":[55],"Our":[56],"experimental":[57],"results":[58],"show":[59],"LeakyDSP":[61,77],"achieves":[62],"high":[63,94],"sensitivity":[64],"and":[68,88],"strong":[69],"robustness":[70],"different":[72],"placements.":[73],"Besides,":[74],"we":[75],"apply":[76],"extract":[79],"full":[80],"AES":[81],"keys":[82],"with":[83,92],"$25":[84],"\\mathrm{k}-78":[85],"\\mathrm{k}$":[86],"traces":[87],"build":[89],"covert":[90],"channels":[91],"transmission":[95],"rate":[96],"of":[97],"247.94":[98],"bit/s.":[99]},"counts_by_year":[],"updated_date":"2026-04-15T08:11:43.952461","created_date":"2025-10-10T00:00:00"}