{"id":"https://openalex.org/W4414198984","doi":"https://doi.org/10.1109/dac63849.2025.11132099","title":"In-Memory Arithmetic: Enabling Division with Stochastic Logic","display_name":"In-Memory Arithmetic: Enabling Division with Stochastic Logic","publication_year":2025,"publication_date":"2025-06-22","ids":{"openalex":"https://openalex.org/W4414198984","doi":"https://doi.org/10.1109/dac63849.2025.11132099"},"language":"en","primary_location":{"id":"doi:10.1109/dac63849.2025.11132099","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dac63849.2025.11132099","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 62nd ACM/IEEE Design Automation Conference (DAC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5117725202","display_name":"Farzad Razi","orcid":null},"institutions":[{"id":"https://openalex.org/I130238516","display_name":"University of Minnesota","ror":"https://ror.org/017zqws13","country_code":"US","type":"education","lineage":["https://openalex.org/I130238516"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Farzad Razi","raw_affiliation_strings":["University of Minnesota,Department of Electrical and Computer Engineering,Minneapolis,MN,USA"],"affiliations":[{"raw_affiliation_string":"University of Minnesota,Department of Electrical and Computer Engineering,Minneapolis,MN,USA","institution_ids":["https://openalex.org/I130238516"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5061811151","display_name":"Mehran Shoushtari Moghadam","orcid":"https://orcid.org/0000-0002-1325-1664"},"institutions":[{"id":"https://openalex.org/I58956616","display_name":"Case Western Reserve University","ror":"https://ror.org/051fd9666","country_code":"US","type":"education","lineage":["https://openalex.org/I58956616"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mehran Shoushtari Moghadam","raw_affiliation_strings":["Case Western Reserve University,Electrical, Computer, and Systems Engineering Department,Cleveland,OH,USA"],"affiliations":[{"raw_affiliation_string":"Case Western Reserve University,Electrical, Computer, and Systems Engineering Department,Cleveland,OH,USA","institution_ids":["https://openalex.org/I58956616"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012903661","display_name":"M. Hassan Najafi","orcid":"https://orcid.org/0000-0002-4655-6229"},"institutions":[{"id":"https://openalex.org/I58956616","display_name":"Case Western Reserve University","ror":"https://ror.org/051fd9666","country_code":"US","type":"education","lineage":["https://openalex.org/I58956616"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M. Hassan Najafi","raw_affiliation_strings":["Case Western Reserve University,Electrical, Computer, and Systems Engineering Department,Cleveland,OH,USA"],"affiliations":[{"raw_affiliation_string":"Case Western Reserve University,Electrical, Computer, and Systems Engineering Department,Cleveland,OH,USA","institution_ids":["https://openalex.org/I58956616"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5051417067","display_name":"Sercan Ayg\u00fcn","orcid":"https://orcid.org/0000-0002-4615-7914"},"institutions":[{"id":"https://openalex.org/I79516672","display_name":"University of Louisiana at Lafayette","ror":"https://ror.org/01x8rc503","country_code":"US","type":"education","lineage":["https://openalex.org/I2799628689","https://openalex.org/I79516672"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sercan Aygun","raw_affiliation_strings":["University of Louisiana at Lafayette,School of Computing and Informatics,Lafayette,LA,USA"],"affiliations":[{"raw_affiliation_string":"University of Louisiana at Lafayette,School of Computing and Informatics,Lafayette,LA,USA","institution_ids":["https://openalex.org/I79516672"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103212398","display_name":"Marc D. Riedel","orcid":"https://orcid.org/0000-0002-3318-346X"},"institutions":[{"id":"https://openalex.org/I130238516","display_name":"University of Minnesota","ror":"https://ror.org/017zqws13","country_code":"US","type":"education","lineage":["https://openalex.org/I130238516"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Marc Riedel","raw_affiliation_strings":["University of Minnesota,Department of Electrical and Computer Engineering,Minneapolis,MN,USA"],"affiliations":[{"raw_affiliation_string":"University of Minnesota,Department of Electrical and Computer Engineering,Minneapolis,MN,USA","institution_ids":["https://openalex.org/I130238516"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5117725202"],"corresponding_institution_ids":["https://openalex.org/I130238516"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.27107937,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"2"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12002","display_name":"Computability, Logic, AI Algorithms","score":0.7516000270843506,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12002","display_name":"Computability, Logic, AI Algorithms","score":0.7516000270843506,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10320","display_name":"Neural Networks and Applications","score":0.7483999729156494,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11975","display_name":"Evolutionary Algorithms and Applications","score":0.7121999859809875,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/robustness","display_name":"Robustness (evolution)","score":0.6897000074386597},{"id":"https://openalex.org/keywords/division","display_name":"Division (mathematics)","score":0.6187000274658203},{"id":"https://openalex.org/keywords/binary-number","display_name":"Binary number","score":0.4837000072002411},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.46540001034736633},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.415800005197525},{"id":"https://openalex.org/keywords/fault-tolerance","display_name":"Fault tolerance","score":0.41110000014305115},{"id":"https://openalex.org/keywords/evolvable-hardware","display_name":"Evolvable hardware","score":0.38850000500679016},{"id":"https://openalex.org/keywords/stochastic-computing","display_name":"Stochastic computing","score":0.35830000042915344}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7208999991416931},{"id":"https://openalex.org/C63479239","wikidata":"https://www.wikidata.org/wiki/Q7353546","display_name":"Robustness (evolution)","level":3,"score":0.6897000074386597},{"id":"https://openalex.org/C60798267","wikidata":"https://www.wikidata.org/wiki/Q1226939","display_name":"Division (mathematics)","level":2,"score":0.6187000274658203},{"id":"https://openalex.org/C48372109","wikidata":"https://www.wikidata.org/wiki/Q3913","display_name":"Binary number","level":2,"score":0.4837000072002411},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.46540001034736633},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.415800005197525},{"id":"https://openalex.org/C63540848","wikidata":"https://www.wikidata.org/wiki/Q3140932","display_name":"Fault tolerance","level":2,"score":0.41110000014305115},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.3926999866962433},{"id":"https://openalex.org/C2776243922","wikidata":"https://www.wikidata.org/wiki/Q5418727","display_name":"Evolvable hardware","level":3,"score":0.38850000500679016},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.38580000400543213},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.366100013256073},{"id":"https://openalex.org/C2780971903","wikidata":"https://www.wikidata.org/wiki/Q2933705","display_name":"Stochastic computing","level":3,"score":0.35830000042915344},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.35760000348091125},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.3564000129699707},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.337799996137619},{"id":"https://openalex.org/C9417928","wikidata":"https://www.wikidata.org/wiki/Q1070689","display_name":"Image processing","level":3,"score":0.33009999990463257},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.31779998540878296},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.3140000104904175},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3109999895095825},{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.30390000343322754},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.302700012922287},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3021000027656555},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.2696000039577484},{"id":"https://openalex.org/C155386361","wikidata":"https://www.wikidata.org/wiki/Q1649571","display_name":"Process control","level":3,"score":0.2689000070095062},{"id":"https://openalex.org/C8272713","wikidata":"https://www.wikidata.org/wiki/Q176737","display_name":"Stochastic process","level":2,"score":0.26350000500679016},{"id":"https://openalex.org/C179799912","wikidata":"https://www.wikidata.org/wiki/Q205084","display_name":"Computational complexity theory","level":2,"score":0.2619999945163727},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2556999921798706}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dac63849.2025.11132099","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dac63849.2025.11132099","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 62nd ACM/IEEE Design Automation Conference (DAC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W2514875757","https://openalex.org/W2993003927","https://openalex.org/W3208004348","https://openalex.org/W4210442448","https://openalex.org/W4214695428","https://openalex.org/W4312597286","https://openalex.org/W4387140984","https://openalex.org/W4390639470","https://openalex.org/W4396802182","https://openalex.org/W4402835389","https://openalex.org/W4404536632","https://openalex.org/W4404915040"],"related_works":[],"abstract_inverted_index":{"Designing":[0],"an":[1,60,68],"efficient":[2],"arithmetic":[3],"division":[4,32,62],"circuit":[5],"has":[6],"long":[7],"been":[8],"a":[9,83],"major":[10],"challenge.":[11],"Traditional":[12],"binary":[13,53],"computation":[14],"methods":[15],"rely":[16],"on":[17],"complex":[18,24],"algorithms":[19],"that":[20],"require":[21],"multiple":[22],"cycles,":[23],"control":[25],"logic,":[26],"and":[27,49,77],"substantial":[28],"hardware":[29,109],"resources.":[30],"Implementing":[31],"with":[33],"emerging":[34,69],"in-memory":[35,61],"computing":[36,66],"technologies":[37],"is":[38],"even":[39],"more":[40],"challenging":[41],"due":[42],"to":[43,45,90,120],"susceptibility":[44],"noise,":[46],"process":[47,99],"variation,":[48],"the":[50,103,121],"complexity":[51],"of":[52,105],"division.":[54],"In":[55],"this":[56],"work,":[57],"we":[58,116],"propose":[59],"architecture":[63,89],"leveraging":[64],"stochastic":[65],"(SC),":[67],"technology":[70],"known":[71],"for":[72,124],"its":[73,113,128],"high":[74],"fault":[75],"tolerance":[76],"low-cost":[78],"design.":[79],"Our":[80],"approach":[81,119],"utilizes":[82],"magnetic":[84],"tunnel":[85],"junction":[86],"(MTJ)-based":[87],"memory":[88],"efficiently":[91],"execute":[92],"logic-in-memory":[93],"operations.":[94],"Experimental":[95],"results":[96],"across":[97],"various":[98],"variation":[100],"conditions":[101],"demonstrate":[102],"robustness":[104],"our":[106,118],"method":[107],"against":[108],"variations.":[110],"To":[111],"assess":[112],"practical":[114],"effectiveness,":[115],"apply":[117],"Retinex":[122],"Algorithm":[123],"image":[125],"enhancement,":[126],"demonstrating":[127],"viability":[129],"in":[130],"real-world":[131],"applications.":[132]},"counts_by_year":[],"updated_date":"2026-03-07T16:01:11.037858","created_date":"2025-10-10T00:00:00"}