{"id":"https://openalex.org/W4386763894","doi":"https://doi.org/10.1109/dac56929.2023.10247984","title":"Critical Paths Prediction under Multiple Corners Based on BiLSTM Network","display_name":"Critical Paths Prediction under Multiple Corners Based on BiLSTM Network","publication_year":2023,"publication_date":"2023-07-09","ids":{"openalex":"https://openalex.org/W4386763894","doi":"https://doi.org/10.1109/dac56929.2023.10247984"},"language":"en","primary_location":{"id":"doi:10.1109/dac56929.2023.10247984","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dac56929.2023.10247984","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 60th ACM/IEEE Design Automation Conference (DAC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100587123","display_name":"Qianqian Song","orcid":"https://orcid.org/0000-0002-7628-5183"},"institutions":[{"id":"https://openalex.org/I76569877","display_name":"Southeast University","ror":"https://ror.org/04ct4d772","country_code":"CN","type":"education","lineage":["https://openalex.org/I76569877"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Qianqian Song","raw_affiliation_strings":["Southeast University,National ASIC System Engineering Technology Research Center,Nanjing,China","National ASIC System Engineering Technology Research Center, Southeast University, Nanjing, China"],"affiliations":[{"raw_affiliation_string":"Southeast University,National ASIC System Engineering Technology Research Center,Nanjing,China","institution_ids":["https://openalex.org/I76569877"]},{"raw_affiliation_string":"National ASIC System Engineering Technology Research Center, Southeast University, Nanjing, China","institution_ids":["https://openalex.org/I76569877"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007813793","display_name":"Xu Cheng","orcid":"https://orcid.org/0000-0002-5336-7952"},"institutions":[{"id":"https://openalex.org/I76569877","display_name":"Southeast University","ror":"https://ror.org/04ct4d772","country_code":"CN","type":"education","lineage":["https://openalex.org/I76569877"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xu Cheng","raw_affiliation_strings":["Southeast University,National ASIC System Engineering Technology Research Center,Nanjing,China","National ASIC System Engineering Technology Research Center, Southeast University, Nanjing, China"],"affiliations":[{"raw_affiliation_string":"Southeast University,National ASIC System Engineering Technology Research Center,Nanjing,China","institution_ids":["https://openalex.org/I76569877"]},{"raw_affiliation_string":"National ASIC System Engineering Technology Research Center, Southeast University, Nanjing, China","institution_ids":["https://openalex.org/I76569877"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5046599843","display_name":"Peng Cao","orcid":"https://orcid.org/0000-0003-2039-9031"},"institutions":[{"id":"https://openalex.org/I76569877","display_name":"Southeast University","ror":"https://ror.org/04ct4d772","country_code":"CN","type":"education","lineage":["https://openalex.org/I76569877"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Peng Cao","raw_affiliation_strings":["Southeast University,National ASIC System Engineering Technology Research Center,Nanjing,China","National ASIC System Engineering Technology Research Center, Southeast University, Nanjing, China"],"affiliations":[{"raw_affiliation_string":"Southeast University,National ASIC System Engineering Technology Research Center,Nanjing,China","institution_ids":["https://openalex.org/I76569877"]},{"raw_affiliation_string":"National ASIC System Engineering Technology Research Center, Southeast University, Nanjing, China","institution_ids":["https://openalex.org/I76569877"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5100587123"],"corresponding_institution_ids":["https://openalex.org/I76569877"],"apc_list":null,"apc_paid":null,"fwci":2.4605,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.89038945,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.7443196177482605},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.701460063457489},{"id":"https://openalex.org/keywords/critical-path-method","display_name":"Critical path method","score":0.5374115109443665},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.5175142288208008},{"id":"https://openalex.org/keywords/perceptron","display_name":"Perceptron","score":0.5146792531013489},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5076481103897095},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.5023698806762695},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4953111708164215},{"id":"https://openalex.org/keywords/multilayer-perceptron","display_name":"Multilayer perceptron","score":0.43762025237083435},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.43151798844337463},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.38424721360206604},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3569585084915161},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.35215893387794495},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1525094211101532},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.11879229545593262}],"concepts":[{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.7443196177482605},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.701460063457489},{"id":"https://openalex.org/C115874739","wikidata":"https://www.wikidata.org/wiki/Q825377","display_name":"Critical path method","level":2,"score":0.5374115109443665},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5175142288208008},{"id":"https://openalex.org/C60908668","wikidata":"https://www.wikidata.org/wiki/Q690207","display_name":"Perceptron","level":3,"score":0.5146792531013489},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5076481103897095},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.5023698806762695},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4953111708164215},{"id":"https://openalex.org/C179717631","wikidata":"https://www.wikidata.org/wiki/Q2991667","display_name":"Multilayer perceptron","level":3,"score":0.43762025237083435},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.43151798844337463},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.38424721360206604},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3569585084915161},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.35215893387794495},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1525094211101532},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.11879229545593262},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dac56929.2023.10247984","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dac56929.2023.10247984","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 60th ACM/IEEE Design Automation Conference (DAC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.4099999964237213,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320337504","display_name":"Research and Development","ror":"https://ror.org/027s68j25"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W2064675550","https://openalex.org/W2095705004","https://openalex.org/W2152406824","https://openalex.org/W2187089797","https://openalex.org/W2345774767","https://openalex.org/W2752793715","https://openalex.org/W2946795101","https://openalex.org/W2998216295","https://openalex.org/W3083379074","https://openalex.org/W3091980371","https://openalex.org/W3092098889","https://openalex.org/W3126431167","https://openalex.org/W3127733006","https://openalex.org/W4200141518","https://openalex.org/W4200319213","https://openalex.org/W4212927526","https://openalex.org/W4213040020","https://openalex.org/W4289236186","https://openalex.org/W6674330103","https://openalex.org/W7066667914"],"related_works":["https://openalex.org/W2076543106","https://openalex.org/W2019891950","https://openalex.org/W2085842814","https://openalex.org/W4286643620","https://openalex.org/W2523437662","https://openalex.org/W4387048144","https://openalex.org/W2492135063","https://openalex.org/W2362514456","https://openalex.org/W2766585573","https://openalex.org/W4387490624"],"abstract_inverted_index":{"Critical":[0],"path":[1,48],"generation":[2],"poses":[3],"significant":[4],"challenge":[5],"to":[6,21,66],"integrated":[7],"circuit":[8,22,95],"(IC)":[9],"design":[10,34],"flow":[11],"in":[12,121],"terms":[13,122],"of":[14,28,88,109,123,136],"huge":[15],"computational":[16],"complexity":[17],"and":[18,61,72,85,91,114,118,138],"crucial":[19],"impact":[20],"optimization,":[23],"whose":[24],"early":[25],"prediction":[26,49,107,146],"is":[27,51],"vital":[29],"importance":[30],"for":[31,94,116,125],"accelerating":[32],"the":[33,69,83,102,105],"closure,":[35],"especially":[36],"under":[37,129],"multiple":[38],"process-voltage-temperature":[39],"(PVT)":[40],"corners.":[41],"In":[42],"this":[43],"work,":[44],"a":[45],"post-routing":[46],"critical":[47,110,144],"framework":[50],"proposed":[52,103],"based":[53],"on":[54],"Bidirectional":[55],"Long":[56],"Short-Term":[57],"Memory":[58],"(BiLSTM)":[59],"network":[60,65],"Multi-Layer":[62],"Perceptron":[63],"(MLP)":[64],"learn":[67],"from":[68,82],"sequential":[70],"features":[71,74],"global":[73],"at":[75],"logic":[76],"synthesis":[77],"stage,":[78],"which":[79],"are":[80],"extracted":[81],"timing":[84],"physical":[86],"information":[87],"cell":[89],"sequences":[90],"operation":[92],"conditions":[93],"respectively.":[96],"Experimental":[97],"results":[98],"demonstrate":[99],"that":[100],"with":[101,141],"framework,":[104],"average":[106],"accuracy":[108],"paths":[111,145],"achieves":[112],"95.0%":[113],"93.6%":[115],"seen":[117],"unseen":[119],"circuits":[120,128],"F1-score":[124],"ISCAS\u201989":[126],"benchmark":[127],"TSMC":[130],"22nm":[131],"process,":[132],"demonstrating":[133],"an":[134],"increase":[135],"10.8%":[137],"13.9%":[139],"compared":[140],"existing":[142],"learning-based":[143],"method.":[147]},"counts_by_year":[{"year":2025,"cited_by_count":4},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}