{"id":"https://openalex.org/W4386764190","doi":"https://doi.org/10.1109/dac56929.2023.10247909","title":"Automated Design of Complex Analog Circuits with Multiagent based Reinforcement Learning","display_name":"Automated Design of Complex Analog Circuits with Multiagent based Reinforcement Learning","publication_year":2023,"publication_date":"2023-07-09","ids":{"openalex":"https://openalex.org/W4386764190","doi":"https://doi.org/10.1109/dac56929.2023.10247909"},"language":"en","primary_location":{"id":"doi:10.1109/dac56929.2023.10247909","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dac56929.2023.10247909","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 60th ACM/IEEE Design Automation Conference (DAC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100741697","display_name":"Jinxin Zhang","orcid":"https://orcid.org/0000-0003-2667-5914"},"institutions":[{"id":"https://openalex.org/I4391767673","display_name":"State Key Laboratory of ASIC and System","ror":"https://ror.org/01mamgv83","country_code":null,"type":"facility","lineage":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]}],"countries":[],"is_corresponding":false,"raw_author_name":"Jinxin Zhang","raw_affiliation_strings":["School of Information Science and Technology,State Key Lab. of ASIC & System"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Information Science and Technology,State Key Lab. of ASIC & System","institution_ids":["https://openalex.org/I4391767673"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5022047366","display_name":"Jiarui Bao","orcid":null},"institutions":[{"id":"https://openalex.org/I4391767673","display_name":"State Key Laboratory of ASIC and System","ror":"https://ror.org/01mamgv83","country_code":null,"type":"facility","lineage":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]}],"countries":[],"is_corresponding":false,"raw_author_name":"Jiarui Bao","raw_affiliation_strings":["School of Information Science and Technology,State Key Lab. of ASIC & System"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Information Science and Technology,State Key Lab. of ASIC & System","institution_ids":["https://openalex.org/I4391767673"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5031754349","display_name":"Zhangcheng Huang","orcid":"https://orcid.org/0000-0002-2551-7044"},"institutions":[{"id":"https://openalex.org/I4210105760","display_name":"Frontier Science Foundation","ror":"https://ror.org/01e92na05","country_code":"CH","type":"nonprofit","lineage":["https://openalex.org/I4210105760"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Zhangcheng Huang","raw_affiliation_strings":["Frontier Institute of Chip and System"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Frontier Institute of Chip and System","institution_ids":["https://openalex.org/I4210105760"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5064213921","display_name":"Xuan Zeng","orcid":"https://orcid.org/0000-0002-8097-4053"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]},{"id":"https://openalex.org/I4210132426","display_name":"Shanghai Fudan Microelectronics (China)","ror":"https://ror.org/02vfj3j86","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210132426"]},{"id":"https://openalex.org/I4391767673","display_name":"State Key Laboratory of ASIC and System","ror":"https://ror.org/01mamgv83","country_code":null,"type":"facility","lineage":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xuan Zeng","raw_affiliation_strings":["Fudan University,State Key Lab. of ASIC & System, Microelectronics Department,Shanghai,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Fudan University,State Key Lab. of ASIC & System, Microelectronics Department,Shanghai,China","institution_ids":["https://openalex.org/I4210132426","https://openalex.org/I24943067","https://openalex.org/I4391767673"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5102556306","display_name":"Ye Lu","orcid":null},"institutions":[{"id":"https://openalex.org/I4391767673","display_name":"State Key Laboratory of ASIC and System","ror":"https://ror.org/01mamgv83","country_code":null,"type":"facility","lineage":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]}],"countries":[],"is_corresponding":false,"raw_author_name":"Ye Lu","raw_affiliation_strings":["School of Information Science and Technology,State Key Lab. of ASIC & System"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Information Science and Technology,State Key Lab. of ASIC & System","institution_ids":["https://openalex.org/I4391767673"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":3.045,"has_fulltext":false,"cited_by_count":25,"citation_normalized_percentile":{"value":0.91963437,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":97,"max":100},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11975","display_name":"Evolutionary Algorithms and Applications","score":0.9965999722480774,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.721996545791626},{"id":"https://openalex.org/keywords/analogue-electronics","display_name":"Analogue electronics","score":0.6996886134147644},{"id":"https://openalex.org/keywords/reinforcement-learning","display_name":"Reinforcement learning","score":0.6021460890769958},{"id":"https://openalex.org/keywords/leverage","display_name":"Leverage (statistics)","score":0.5756369233131409},{"id":"https://openalex.org/keywords/analog-multiplier","display_name":"Analog multiplier","score":0.5395488142967224},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.5073563456535339},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.4876188337802887},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4610952138900757},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.44246405363082886},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.4419771134853363},{"id":"https://openalex.org/keywords/automation","display_name":"Automation","score":0.4302721917629242},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.39583802223205566},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3209882080554962},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.3185308873653412},{"id":"https://openalex.org/keywords/analog-signal","display_name":"Analog signal","score":0.1906108856201172},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.16673341393470764},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16637849807739258},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.16411781311035156},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.134405255317688}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.721996545791626},{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.6996886134147644},{"id":"https://openalex.org/C97541855","wikidata":"https://www.wikidata.org/wiki/Q830687","display_name":"Reinforcement learning","level":2,"score":0.6021460890769958},{"id":"https://openalex.org/C153083717","wikidata":"https://www.wikidata.org/wiki/Q6535263","display_name":"Leverage (statistics)","level":2,"score":0.5756369233131409},{"id":"https://openalex.org/C98142538","wikidata":"https://www.wikidata.org/wiki/Q485005","display_name":"Analog multiplier","level":4,"score":0.5395488142967224},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.5073563456535339},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.4876188337802887},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4610952138900757},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.44246405363082886},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.4419771134853363},{"id":"https://openalex.org/C115901376","wikidata":"https://www.wikidata.org/wiki/Q184199","display_name":"Automation","level":2,"score":0.4302721917629242},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.39583802223205566},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3209882080554962},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.3185308873653412},{"id":"https://openalex.org/C13412647","wikidata":"https://www.wikidata.org/wiki/Q174948","display_name":"Analog signal","level":3,"score":0.1906108856201172},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.16673341393470764},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16637849807739258},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.16411781311035156},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.134405255317688},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dac56929.2023.10247909","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dac56929.2023.10247909","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 60th ACM/IEEE Design Automation Conference (DAC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Decent work and economic growth","id":"https://metadata.un.org/sdg/8","score":0.6200000047683716}],"awards":[],"funders":[{"id":"https://openalex.org/F4320309612","display_name":"Natural Science Foundation of Shanghai","ror":null},{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"},{"id":"https://openalex.org/F4320321881","display_name":"Shanghai Municipal Education Commission","ror":"https://ror.org/05tewj457"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":28,"referenced_works":["https://openalex.org/W162201679","https://openalex.org/W2067964949","https://openalex.org/W2085249130","https://openalex.org/W2145339207","https://openalex.org/W2156717911","https://openalex.org/W2165666706","https://openalex.org/W2170444246","https://openalex.org/W2769791151","https://openalex.org/W2787938642","https://openalex.org/W2804987245","https://openalex.org/W2963864421","https://openalex.org/W2995482666","https://openalex.org/W3036532492","https://openalex.org/W3092618035","https://openalex.org/W3121642476","https://openalex.org/W3133413229","https://openalex.org/W3205090792","https://openalex.org/W3214495641","https://openalex.org/W4299802797","https://openalex.org/W4302570325","https://openalex.org/W6606551078","https://openalex.org/W6682856405","https://openalex.org/W6684205842","https://openalex.org/W6684921986","https://openalex.org/W6738796088","https://openalex.org/W6748839928","https://openalex.org/W6751513613","https://openalex.org/W6802276105"],"related_works":["https://openalex.org/W2171793444","https://openalex.org/W3173072440","https://openalex.org/W2743305891","https://openalex.org/W2161355881","https://openalex.org/W2095772789","https://openalex.org/W2122028826","https://openalex.org/W2167859409","https://openalex.org/W1505495157","https://openalex.org/W2545603903","https://openalex.org/W605145129"],"abstract_inverted_index":{"Despite":[0],"the":[1,34,92,106,116,128,134,146,182,193],"effort":[2],"of":[3,108],"analog":[4,10,35,49,94,163,187,199],"circuit":[5,11,36,117,139,164,200],"design":[6,12,37,48,53,74,109,136,202],"automation,":[7],"currently":[8],"complex":[9,52,93,186],"still":[13],"requires":[14],"extensive":[15],"manual":[16],"iterations,":[17],"making":[18],"it":[19],"labor":[20],"intensive":[21],"and":[22,42,103,127,155,166],"time-consuming.":[23],"Recently,":[24],"reinforcement":[25],"learning":[26],"(RL)":[27],"algorithms":[28],"have":[29],"been":[30,57],"demonstrated":[31],"successfully":[32],"for":[33,115,185,195],"optimization.":[38],"However,":[39],"a":[40,78,124],"robust":[41],"highly":[43],"efficient":[44],"RL":[45,81],"method":[46],"to":[47,84,123,150],"circuits":[50,95,188],"with":[51],"space":[54],"has":[55],"not":[56],"fully":[58],"explored":[59],"yet.":[60],"In":[61],"this":[62,86],"work,":[63],"inspired":[64],"by":[65,141],"multiagent":[66,79,147],"planning":[67],"theory":[68],"as":[69,71],"well":[70],"human":[72,142],"expert":[73],"practice,":[75],"we":[76,89],"propose":[77],"based":[80,99],"(MA-RL)":[82],"framework":[83,179],"tackle":[85],"issue.":[87],"Particularly,":[88],"(i)":[90],"partition":[91],"into":[96],"several":[97],"sub-blocks":[98,140],"on":[100,160],"topology":[101],"information":[102],"effectively":[104],"reduce":[105],"complexity":[107],"search":[110],"space;":[111],"(ii)":[112],"leverage":[113],"MA-RL":[114,178],"optimization,":[118],"where":[119],"each":[120],"agent":[121],"corresponds":[122],"single":[125],"sub-block,":[126],"interactions":[129],"between":[130,138,169],"agents":[131],"delicately":[132],"mimic":[133],"best":[135,183],"tradeoffs":[137],"experts;":[143],"(iii)":[144],"introduce":[145],"twin-delayed":[148],"techniques":[149],"further":[151],"boost":[152],"training":[153],"stability":[154],"accomplish":[156],"higher":[157],"performances.":[158],"Experiments":[159],"two":[161,170],"different":[162],"topologies":[165],"knowledge":[167],"transfers":[168],"technology":[171],"nodes":[172],"are":[173],"demonstrated.":[174],"It\u2019s":[175],"shown":[176],"that":[177],"can":[180],"achieve":[181],"FoM":[184],"design.":[189],"This":[190],"work":[191],"shines":[192],"light":[194],"future":[196],"large":[197],"scale":[198],"system":[201],"automation.":[203]},"counts_by_year":[{"year":2026,"cited_by_count":5},{"year":2025,"cited_by_count":16},{"year":2024,"cited_by_count":4}],"updated_date":"2026-06-19T17:40:00.097472","created_date":"2025-10-10T00:00:00"}