{"id":"https://openalex.org/W4386764873","doi":"https://doi.org/10.1109/dac56929.2023.10247905","title":"Improving Standard-Cell Design Flow using Factored Form Optimization","display_name":"Improving Standard-Cell Design Flow using Factored Form Optimization","publication_year":2023,"publication_date":"2023-07-09","ids":{"openalex":"https://openalex.org/W4386764873","doi":"https://doi.org/10.1109/dac56929.2023.10247905"},"language":"en","primary_location":{"id":"doi:10.1109/dac56929.2023.10247905","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dac56929.2023.10247905","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 60th ACM/IEEE Design Automation Conference (DAC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://infoscience.epfl.ch/handle/20.500.14299/199379","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5061118962","display_name":"Alessandro Tempia Calvino","orcid":"https://orcid.org/0000-0003-1312-2907"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":true,"raw_author_name":"Alessandro Tempia Calvino","raw_affiliation_strings":["EPFL,Integrated Systems Laboratory,Lausanne,Switzerland","X, the Moonshot Factory, Mountain View, USA","Integrated Systems Laboratory, EPFL, Lausanne, Switzerland"],"affiliations":[{"raw_affiliation_string":"EPFL,Integrated Systems Laboratory,Lausanne,Switzerland","institution_ids":["https://openalex.org/I5124864"]},{"raw_affiliation_string":"X, the Moonshot Factory, Mountain View, USA","institution_ids":[]},{"raw_affiliation_string":"Integrated Systems Laboratory, EPFL, Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110450560","display_name":"Alan Mishchenko","orcid":"https://orcid.org/0009-0004-1303-6261"},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Alan Mishchenko","raw_affiliation_strings":["University of California,Department of EECS,Berkeley,USA","Department of EECS, University of California, Berkeley, USA"],"affiliations":[{"raw_affiliation_string":"University of California,Department of EECS,Berkeley,USA","institution_ids":["https://openalex.org/I95457486"]},{"raw_affiliation_string":"Department of EECS, University of California, Berkeley, USA","institution_ids":["https://openalex.org/I95457486"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078387900","display_name":"Herman Schmit","orcid":"https://orcid.org/0000-0002-0109-7604"},"institutions":[{"id":"https://openalex.org/I1291425158","display_name":"Google (United States)","ror":"https://ror.org/00njsd438","country_code":"US","type":"company","lineage":["https://openalex.org/I1291425158","https://openalex.org/I4210128969"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Herman Schmit","raw_affiliation_strings":["Google,Mountain View,USA","Google, Mountain View, USA"],"affiliations":[{"raw_affiliation_string":"Google,Mountain View,USA","institution_ids":["https://openalex.org/I1291425158"]},{"raw_affiliation_string":"Google, Mountain View, USA","institution_ids":["https://openalex.org/I1291425158"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5022941176","display_name":"Ethan Mahintorabi","orcid":null},"institutions":[{"id":"https://openalex.org/I1291425158","display_name":"Google (United States)","ror":"https://ror.org/00njsd438","country_code":"US","type":"company","lineage":["https://openalex.org/I1291425158","https://openalex.org/I4210128969"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ethan Mahintorabi","raw_affiliation_strings":["Google,Mountain View,USA","Google, Mountain View, USA"],"affiliations":[{"raw_affiliation_string":"Google,Mountain View,USA","institution_ids":["https://openalex.org/I1291425158"]},{"raw_affiliation_string":"Google, Mountain View, USA","institution_ids":["https://openalex.org/I1291425158"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072927296","display_name":"Giovanni De Micheli","orcid":"https://orcid.org/0000-0002-7827-3215"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Giovanni De Micheli","raw_affiliation_strings":["EPFL,Integrated Systems Laboratory,Lausanne,Switzerland","Integrated Systems Laboratory, EPFL, Lausanne, Switzerland"],"affiliations":[{"raw_affiliation_string":"EPFL,Integrated Systems Laboratory,Lausanne,Switzerland","institution_ids":["https://openalex.org/I5124864"]},{"raw_affiliation_string":"Integrated Systems Laboratory, EPFL, Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5078415010","display_name":"Xiaoqing Xu","orcid":"https://orcid.org/0000-0002-5314-7669"},"institutions":[{"id":"https://openalex.org/I4210120668","display_name":"Creative Commons","ror":"https://ror.org/02ed4cj64","country_code":"US","type":"nonprofit","lineage":["https://openalex.org/I4210120668"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Xiaoqing Xu","raw_affiliation_strings":["X, the Moonshot Factory,Mountain View,USA","X, the Moonshot Factory, Mountain View, USA"],"affiliations":[{"raw_affiliation_string":"X, the Moonshot Factory,Mountain View,USA","institution_ids":["https://openalex.org/I4210120668"]},{"raw_affiliation_string":"X, the Moonshot Factory, Mountain View, USA","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5061118962"],"corresponding_institution_ids":["https://openalex.org/I5124864"],"apc_list":null,"apc_paid":null,"fwci":0.5358,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.65265224,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":96},"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6629360318183899},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.6529365181922913},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6442406177520752},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.6409045457839966},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.6337724924087524},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.608519971370697},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5285488367080688},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.5241239666938782},{"id":"https://openalex.org/keywords/boolean-function","display_name":"Boolean function","score":0.5175156593322754},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.46137842535972595},{"id":"https://openalex.org/keywords/inverter","display_name":"Inverter","score":0.4580264985561371},{"id":"https://openalex.org/keywords/representation","display_name":"Representation (politics)","score":0.45379626750946045},{"id":"https://openalex.org/keywords/graph","display_name":"Graph","score":0.4445876181125641},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.431861937046051},{"id":"https://openalex.org/keywords/automation","display_name":"Automation","score":0.4138338565826416},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.39241278171539307},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.36911362409591675},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2933667302131653},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.2904713749885559},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.24942851066589355},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1540715992450714},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.13677045702934265},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.09349435567855835},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.0917631983757019}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6629360318183899},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.6529365181922913},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6442406177520752},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.6409045457839966},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.6337724924087524},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.608519971370697},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5285488367080688},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.5241239666938782},{"id":"https://openalex.org/C187455244","wikidata":"https://www.wikidata.org/wiki/Q942353","display_name":"Boolean function","level":2,"score":0.5175156593322754},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.46137842535972595},{"id":"https://openalex.org/C11190779","wikidata":"https://www.wikidata.org/wiki/Q664575","display_name":"Inverter","level":3,"score":0.4580264985561371},{"id":"https://openalex.org/C2776359362","wikidata":"https://www.wikidata.org/wiki/Q2145286","display_name":"Representation (politics)","level":3,"score":0.45379626750946045},{"id":"https://openalex.org/C132525143","wikidata":"https://www.wikidata.org/wiki/Q141488","display_name":"Graph","level":2,"score":0.4445876181125641},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.431861937046051},{"id":"https://openalex.org/C115901376","wikidata":"https://www.wikidata.org/wiki/Q184199","display_name":"Automation","level":2,"score":0.4138338565826416},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.39241278171539307},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.36911362409591675},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2933667302131653},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.2904713749885559},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.24942851066589355},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1540715992450714},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.13677045702934265},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.09349435567855835},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0917631983757019},{"id":"https://openalex.org/C17744445","wikidata":"https://www.wikidata.org/wiki/Q36442","display_name":"Political science","level":0,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.0},{"id":"https://openalex.org/C199539241","wikidata":"https://www.wikidata.org/wiki/Q7748","display_name":"Law","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C94625758","wikidata":"https://www.wikidata.org/wiki/Q7163","display_name":"Politics","level":2,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/dac56929.2023.10247905","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dac56929.2023.10247905","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 60th ACM/IEEE Design Automation Conference (DAC)","raw_type":"proceedings-article"},{"id":"pmh:oai:infoscience.epfl.ch:303830","is_oa":true,"landing_page_url":"https://infoscience.epfl.ch/handle/20.500.14299/199379","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"conference paper"},{"id":"pmh:oai:infoscience.epfl.ch:307850","is_oa":true,"landing_page_url":"https://infoscience.epfl.ch/handle/20.500.14299/203828","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"WoS","raw_type":"conference proceedings"}],"best_oa_location":{"id":"pmh:oai:infoscience.epfl.ch:303830","is_oa":true,"landing_page_url":"https://infoscience.epfl.ch/handle/20.500.14299/199379","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"conference paper"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8500000238418579}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W35668030","https://openalex.org/W1511688816","https://openalex.org/W1528837436","https://openalex.org/W1776822698","https://openalex.org/W2018989845","https://openalex.org/W2025617772","https://openalex.org/W2036887642","https://openalex.org/W2039485990","https://openalex.org/W2080267935","https://openalex.org/W2100465945","https://openalex.org/W2123710050","https://openalex.org/W2140132043","https://openalex.org/W2140727935","https://openalex.org/W2159071757","https://openalex.org/W2346205343","https://openalex.org/W3100453629","https://openalex.org/W3112327458","https://openalex.org/W4210830821","https://openalex.org/W4212945444","https://openalex.org/W6601412428","https://openalex.org/W6630623413","https://openalex.org/W6697174721"],"related_works":["https://openalex.org/W1939541994","https://openalex.org/W2116334265","https://openalex.org/W3208704305","https://openalex.org/W2118796996","https://openalex.org/W4318224782","https://openalex.org/W1996535604","https://openalex.org/W4281662599","https://openalex.org/W2127193852","https://openalex.org/W2181841040","https://openalex.org/W3036970922"],"abstract_inverted_index":{"Factored":[0],"form":[1,32],"is":[2,66,115],"a":[3,8,30,110],"powerful":[4],"multi-level":[5],"representation":[6,61],"of":[7,17,27,38,62,123,144],"Boolean":[9],"function":[10,19],"that":[11,82,90,117],"readily":[12],"translates":[13],"into":[14],"an":[15,103,124],"implementation":[16],"the":[18,25,36,41,56,70,84,97],"in":[20,29,40,67,150],"CMOS":[21,42],"technology.":[22],"In":[23],"particular,":[24],"number":[26,37],"literals":[28],"factored":[31,51],"correlates":[33],"strongly":[34],"with":[35,147],"transistors":[39],"implementation.":[43],"This":[44,65],"paper":[45],"develops":[46],"novel":[47],"methods":[48,81,93,120],"for":[49],"optimizing":[50],"forms":[52],"while":[53],"working":[54],"on":[55,75,106],"efficient":[57,140],"and-inverter":[58],"graph":[59],"(AIG)":[60],"combinational":[63],"logic.":[64],"contrast":[68],"to":[69,95,109],"traditional":[71],"logic":[72,76,142],"synthesis":[73,143],"based":[74],"networks,":[77],"and":[78,133],"other":[79],"AIG-based":[80],"minimize":[83],"AIG":[85],"nodes":[86],"count.":[87],"Experiments":[88],"show":[89],"applying":[91],"these":[92,119],"helps":[94],"reduce":[96,130],"area":[98],"after":[99],"technology":[100],"mapping":[101],"by":[102],"additional":[104],"2.8%":[105],"average,":[107],"compared":[108],"high-effort":[111],"area-oriented":[112],"baseline.":[113],"It":[114],"expected":[116],"deploying":[118],"as":[121],"part":[122],"industrial":[125],"standard-cell":[126],"design":[127,131,151],"flow":[128],"will":[129],"costs":[132],"power":[134],"consumption.":[135],"Additionally,":[136],"this":[137],"work":[138],"enables":[139],"transistor-level":[141],"large":[145],"designs":[146],"various":[148],"applications":[149],"automation.":[152]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":2}],"updated_date":"2026-03-04T09:10:02.777135","created_date":"2025-10-10T00:00:00"}