{"id":"https://openalex.org/W4386764525","doi":"https://doi.org/10.1109/dac56929.2023.10247802","title":"Restructure-Tolerant Timing Prediction via Multimodal Fusion","display_name":"Restructure-Tolerant Timing Prediction via Multimodal Fusion","publication_year":2023,"publication_date":"2023-07-09","ids":{"openalex":"https://openalex.org/W4386764525","doi":"https://doi.org/10.1109/dac56929.2023.10247802"},"language":"en","primary_location":{"id":"doi:10.1109/dac56929.2023.10247802","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dac56929.2023.10247802","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 60th ACM/IEEE Design Automation Conference (DAC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5048705280","display_name":"Ziyi Wang","orcid":"https://orcid.org/0000-0002-6717-0034"},"institutions":[{"id":"https://openalex.org/I177725633","display_name":"Chinese University of Hong Kong","ror":"https://ror.org/00t33hh48","country_code":"CN","type":"education","lineage":["https://openalex.org/I177725633"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Ziyi Wang","raw_affiliation_strings":["Chinese University of Hong Kong"],"affiliations":[{"raw_affiliation_string":"Chinese University of Hong Kong","institution_ids":["https://openalex.org/I177725633"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005839811","display_name":"Siting Liu","orcid":"https://orcid.org/0000-0003-0505-8183"},"institutions":[{"id":"https://openalex.org/I177725633","display_name":"Chinese University of Hong Kong","ror":"https://ror.org/00t33hh48","country_code":"CN","type":"education","lineage":["https://openalex.org/I177725633"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Siting Liu","raw_affiliation_strings":["Chinese University of Hong Kong"],"affiliations":[{"raw_affiliation_string":"Chinese University of Hong Kong","institution_ids":["https://openalex.org/I177725633"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100964203","display_name":"Yuan Pu","orcid":null},"institutions":[{"id":"https://openalex.org/I177725633","display_name":"Chinese University of Hong Kong","ror":"https://ror.org/00t33hh48","country_code":"CN","type":"education","lineage":["https://openalex.org/I177725633"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yuan Pu","raw_affiliation_strings":["Chinese University of Hong Kong"],"affiliations":[{"raw_affiliation_string":"Chinese University of Hong Kong","institution_ids":["https://openalex.org/I177725633"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100423614","display_name":"Song Chen","orcid":"https://orcid.org/0000-0003-0341-3428"},"institutions":[{"id":"https://openalex.org/I126520041","display_name":"University of Science and Technology of China","ror":"https://ror.org/04c4dkn09","country_code":"CN","type":"education","lineage":["https://openalex.org/I126520041","https://openalex.org/I19820366"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Song Chen","raw_affiliation_strings":["University of Science and Technology of China"],"affiliations":[{"raw_affiliation_string":"University of Science and Technology of China","institution_ids":["https://openalex.org/I126520041"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5062800747","display_name":"Tsung-Yi Ho","orcid":"https://orcid.org/0000-0001-7348-5625"},"institutions":[{"id":"https://openalex.org/I177725633","display_name":"Chinese University of Hong Kong","ror":"https://ror.org/00t33hh48","country_code":"CN","type":"education","lineage":["https://openalex.org/I177725633"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Tsung-Yi Ho","raw_affiliation_strings":["Chinese University of Hong Kong"],"affiliations":[{"raw_affiliation_string":"Chinese University of Hong Kong","institution_ids":["https://openalex.org/I177725633"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5051340429","display_name":"Bei Yu","orcid":"https://orcid.org/0000-0001-6406-4810"},"institutions":[{"id":"https://openalex.org/I177725633","display_name":"Chinese University of Hong Kong","ror":"https://ror.org/00t33hh48","country_code":"CN","type":"education","lineage":["https://openalex.org/I177725633"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Bei Yu","raw_affiliation_strings":["Chinese University of Hong Kong"],"affiliations":[{"raw_affiliation_string":"Chinese University of Hong Kong","institution_ids":["https://openalex.org/I177725633"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5048705280"],"corresponding_institution_ids":["https://openalex.org/I177725633"],"apc_list":null,"apc_paid":null,"fwci":9.2269,"has_fulltext":false,"cited_by_count":30,"citation_normalized_percentile":{"value":0.98932161,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":99,"max":100},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7520467042922974},{"id":"https://openalex.org/keywords/netlist","display_name":"Netlist","score":0.7407641410827637},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.651635468006134},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.5883152484893799},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.4483835697174072},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4010120928287506},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.3872985243797302},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.32552096247673035},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3253689706325531}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7520467042922974},{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.7407641410827637},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.651635468006134},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5883152484893799},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.4483835697174072},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4010120928287506},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.3872985243797302},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.32552096247673035},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3253689706325531}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dac56929.2023.10247802","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dac56929.2023.10247802","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 60th ACM/IEEE Design Automation Conference (DAC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W612784192","https://openalex.org/W1903029394","https://openalex.org/W1944814515","https://openalex.org/W2109753853","https://openalex.org/W2141125852","https://openalex.org/W2154363431","https://openalex.org/W2161629461","https://openalex.org/W2346205343","https://openalex.org/W2737725206","https://openalex.org/W2899771611","https://openalex.org/W2945759188","https://openalex.org/W2946795101","https://openalex.org/W2971933740","https://openalex.org/W3171752851","https://openalex.org/W4210257598","https://openalex.org/W4237955880","https://openalex.org/W4244849975","https://openalex.org/W4285212262","https://openalex.org/W4293023278","https://openalex.org/W4293024071","https://openalex.org/W6678664461","https://openalex.org/W6756040250","https://openalex.org/W6767710714","https://openalex.org/W6807384801"],"related_works":["https://openalex.org/W2128446417","https://openalex.org/W4233884648","https://openalex.org/W2099664662","https://openalex.org/W1568441862","https://openalex.org/W2187261215","https://openalex.org/W4380987687","https://openalex.org/W2148325338","https://openalex.org/W2913411565","https://openalex.org/W2157522838","https://openalex.org/W2169510384"],"abstract_inverted_index":{"Fast":[0],"and":[1],"accurate":[2],"pre-routing":[3,19,66,94],"timing":[4,20,26,44,71,95],"prediction":[5,68],"is":[6,62],"crucial":[7],"in":[8,34],"the":[9,23,41,85,92],"very-large-scale":[10],"integration":[11],"(VLSI)":[12],"design":[13,37],"flow.":[14],"Existing":[15],"machine":[16],"learning":[17],"(ML)-assisted":[18],"evaluators":[21],"neglect":[22],"impact":[24,42],"of":[25,43,87],"optimization,":[27,45],"which":[28],"may":[29],"render":[30],"their":[31],"approaches":[32],"impractical":[33],"real":[35],"circuit":[36],"flows.":[38],"To":[39],"model":[40,89],"we":[46],"propose":[47],"an":[48],"endpoint":[49],"embedding":[50],"framework":[51],"that":[52],"integrates":[53],"netlist-layout":[54],"information":[55],"via":[56],"multimodal":[57],"fusion.":[58],"An":[59],"end-to-end":[60],"flow":[61],"further":[63],"developed":[64],"for":[65],"restructure-tolerant":[67],"on":[69,75],"global":[70],"metrics.":[72],"Comprehensive":[73],"experiments":[74],"large-scale":[76],"RISC-V":[77],"designs":[78],"with":[79],"advanced":[80],"7-nm":[81],"technology":[82],"node":[83],"demonstrate":[84],"superiority":[86],"our":[88],"compared":[90],"to":[91],"SOTA":[93],"evaluators.":[96]},"counts_by_year":[{"year":2025,"cited_by_count":16},{"year":2024,"cited_by_count":14}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}