{"id":"https://openalex.org/W4386763911","doi":"https://doi.org/10.1109/dac56929.2023.10247781","title":"A Matching Based Escape Routing Algorithm with Variable Design Rules and Constraints","display_name":"A Matching Based Escape Routing Algorithm with Variable Design Rules and Constraints","publication_year":2023,"publication_date":"2023-07-09","ids":{"openalex":"https://openalex.org/W4386763911","doi":"https://doi.org/10.1109/dac56929.2023.10247781"},"language":"en","primary_location":{"id":"doi:10.1109/dac56929.2023.10247781","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dac56929.2023.10247781","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 60th ACM/IEEE Design Automation Conference (DAC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103053534","display_name":"Qinghai Liu","orcid":"https://orcid.org/0000-0002-9933-9578"},"institutions":[{"id":"https://openalex.org/I4210156302","display_name":"Tan Kah Kee Innovation Laboratory","ror":"https://ror.org/05jxgts87","country_code":"CN","type":"facility","lineage":["https://openalex.org/I4210156302"]},{"id":"https://openalex.org/I80947539","display_name":"Fuzhou University","ror":"https://ror.org/011xvna82","country_code":"CN","type":"education","lineage":["https://openalex.org/I80947539"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Qinghai Liu","raw_affiliation_strings":["Fuzhou University,Center for Discrete Mathematics,Fuzhou,China,350108","Fujian Science & Technology Innovation Laboratory for Optoelectronic Information of China, Fuzhou, China"],"affiliations":[{"raw_affiliation_string":"Fuzhou University,Center for Discrete Mathematics,Fuzhou,China,350108","institution_ids":["https://openalex.org/I80947539"]},{"raw_affiliation_string":"Fujian Science & Technology Innovation Laboratory for Optoelectronic Information of China, Fuzhou, China","institution_ids":["https://openalex.org/I4210156302"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032865821","display_name":"Disi Lin","orcid":null},"institutions":[{"id":"https://openalex.org/I80947539","display_name":"Fuzhou University","ror":"https://ror.org/011xvna82","country_code":"CN","type":"education","lineage":["https://openalex.org/I80947539"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Disi Lin","raw_affiliation_strings":["Fuzhou University,Department of Microelectronics,Fuzhou,China,350108"],"affiliations":[{"raw_affiliation_string":"Fuzhou University,Department of Microelectronics,Fuzhou,China,350108","institution_ids":["https://openalex.org/I80947539"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075910599","display_name":"Chuandong Chen","orcid":"https://orcid.org/0000-0001-6216-1625"},"institutions":[{"id":"https://openalex.org/I80947539","display_name":"Fuzhou University","ror":"https://ror.org/011xvna82","country_code":"CN","type":"education","lineage":["https://openalex.org/I80947539"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Chuandong Chen","raw_affiliation_strings":["Fuzhou University,Department of Microelectronics,Fuzhou,China,350108"],"affiliations":[{"raw_affiliation_string":"Fuzhou University,Department of Microelectronics,Fuzhou,China,350108","institution_ids":["https://openalex.org/I80947539"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000710953","display_name":"Huan He","orcid":"https://orcid.org/0000-0002-7416-3254"},"institutions":[{"id":"https://openalex.org/I2250955327","display_name":"Huawei Technologies (China)","ror":"https://ror.org/00cmhce21","country_code":"CN","type":"company","lineage":["https://openalex.org/I2250955327"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Huan He","raw_affiliation_strings":["Hangzhou Huawei Enterprises Telecommunication Technologies Co., Ltd,Hangzhou,China,310000"],"affiliations":[{"raw_affiliation_string":"Hangzhou Huawei Enterprises Telecommunication Technologies Co., Ltd,Hangzhou,China,310000","institution_ids":["https://openalex.org/I2250955327"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101854580","display_name":"Jianli Chen","orcid":"https://orcid.org/0000-0002-1391-2696"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]},{"id":"https://openalex.org/I4391767673","display_name":"State Key Laboratory of ASIC and System","ror":"https://ror.org/01mamgv83","country_code":null,"type":"facility","lineage":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jianli Chen","raw_affiliation_strings":["Fudan University,State Key Lab of ASIC & System,Shanghai,China,200433"],"affiliations":[{"raw_affiliation_string":"Fudan University,State Key Lab of ASIC & System,Shanghai,China,200433","institution_ids":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5018371636","display_name":"Yao\u2010Wen Chang","orcid":"https://orcid.org/0000-0002-0564-5719"},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yao-Wen Chang","raw_affiliation_strings":["National Taiwan University,Graduate Institute of Electronics Engineering,Taipei,Taiwan,10617","Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan"],"affiliations":[{"raw_affiliation_string":"National Taiwan University,Graduate Institute of Electronics Engineering,Taipei,Taiwan,10617","institution_ids":["https://openalex.org/I16733864"]},{"raw_affiliation_string":"Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5103053534"],"corresponding_institution_ids":["https://openalex.org/I4210156302","https://openalex.org/I80947539"],"apc_list":null,"apc_paid":null,"fwci":0.6694,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.68931352,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9944999814033508,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9819999933242798,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6590672731399536},{"id":"https://openalex.org/keywords/initialization","display_name":"Initialization","score":0.5112552642822266},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.5023996829986572},{"id":"https://openalex.org/keywords/equal-cost-multi-path-routing","display_name":"Equal-cost multi-path routing","score":0.501629114151001},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.44358935952186584},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.4303731918334961},{"id":"https://openalex.org/keywords/static-routing","display_name":"Static routing","score":0.42862364649772644},{"id":"https://openalex.org/keywords/link-state-routing-protocol","display_name":"Link-state routing protocol","score":0.42023175954818726},{"id":"https://openalex.org/keywords/path-vector-protocol","display_name":"Path vector protocol","score":0.41781002283096313},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.3293047249317169},{"id":"https://openalex.org/keywords/routing-protocol","display_name":"Routing protocol","score":0.21344038844108582},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.21248549222946167},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.17499658465385437}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6590672731399536},{"id":"https://openalex.org/C114466953","wikidata":"https://www.wikidata.org/wiki/Q6034165","display_name":"Initialization","level":2,"score":0.5112552642822266},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5023996829986572},{"id":"https://openalex.org/C115443555","wikidata":"https://www.wikidata.org/wiki/Q5367790","display_name":"Equal-cost multi-path routing","level":5,"score":0.501629114151001},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.44358935952186584},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.4303731918334961},{"id":"https://openalex.org/C204948658","wikidata":"https://www.wikidata.org/wiki/Q1119410","display_name":"Static routing","level":4,"score":0.42862364649772644},{"id":"https://openalex.org/C89305328","wikidata":"https://www.wikidata.org/wiki/Q1755411","display_name":"Link-state routing protocol","level":4,"score":0.42023175954818726},{"id":"https://openalex.org/C128917274","wikidata":"https://www.wikidata.org/wiki/Q1666535","display_name":"Path vector protocol","level":5,"score":0.41781002283096313},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.3293047249317169},{"id":"https://openalex.org/C104954878","wikidata":"https://www.wikidata.org/wiki/Q1648707","display_name":"Routing protocol","level":3,"score":0.21344038844108582},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.21248549222946167},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.17499658465385437},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dac56929.2023.10247781","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dac56929.2023.10247781","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 60th ACM/IEEE Design Automation Conference (DAC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320307110","display_name":"Delta","ror":"https://ror.org/03g9c1e75"},{"id":"https://openalex.org/F4320317160","display_name":"AnaGlobe","ror":null}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1966766813","https://openalex.org/W1993501252","https://openalex.org/W2061636410","https://openalex.org/W2138421468","https://openalex.org/W2147776496","https://openalex.org/W3126985692","https://openalex.org/W3211701069"],"related_works":["https://openalex.org/W2108305519","https://openalex.org/W1242343826","https://openalex.org/W2113362813","https://openalex.org/W1971663816","https://openalex.org/W4241849776","https://openalex.org/W2182195922","https://openalex.org/W1604456419","https://openalex.org/W2076807978","https://openalex.org/W2188009667","https://openalex.org/W2095153631"],"abstract_inverted_index":{"Escape":[0],"routing":[1,22,42,109,128],"is":[2],"a":[3,39,73,85,92,97],"critical":[4],"problem":[5],"in":[6,129],"PCB":[7,15,159],"routing,":[8],"and":[9,34,51,63,83,95,118,120,136],"its":[10],"quality":[11],"greatly":[12],"affects":[13],"the":[14,19,27,58,64,81,133],"design":[16,49,152],"cost.":[17],"Unlike":[18],"traditional":[20],"escape":[21,41],"that":[23,143],"works":[24],"mainly":[25],"for":[26,67,110,155],"BGA":[28],"package":[29],"with":[30,47],"unique":[31],"line":[32,56],"width":[33],"space,":[35],"this":[36],"paper":[37],"presents":[38],"high-performance":[40],"algorithm":[43,101,145],"to":[44,77,80,102],"handle":[45],"problems":[46],"variable":[48,55],"rules":[50],"manual":[52,104],"constraints,":[53],"including":[54],"widths/spaces,":[57],"neck":[59],"mode":[60],"of":[61],"wires,":[62],"pad":[65,137],"entry":[66,138],"differential":[68],"pairs.":[69],"We":[70,89,106],"first":[71],"propose":[72,96],"novel":[74],"obstacle-avoiding":[75],"method":[76],"project":[78],"pins":[79],"boundary":[82],"construct":[84,91],"channel":[86],"projection":[87],"graph.":[88],"then":[90],"bi-projection":[93],"graph":[94],"matching-based":[98],"hierarchical":[99],"sequencing":[100],"consider":[103],"constraints.":[105,139],"perform":[107],"global":[108],"each":[111],"pin/differential":[112],"pair":[113],"by":[114],"congestion-avoiding":[115],"path":[116,122],"initialization":[117],"rip-up":[119],"reroute":[121],"optimization.":[123],"Finally,":[124],"we":[125],"complete":[126,166],"detailed":[127],"every":[130],"face,":[131],"ensuring":[132],"wire":[134],"angle":[135],"Experimental":[140],"results":[141],"show":[142],"our":[144],"can":[146],"achieve":[147],"100%":[148],"routability":[149],"without":[150],"any":[151],"rule":[153],"violation":[154],"all":[156],"given":[157],"industrial":[158],"instances,":[160],"while":[161],"two":[162],"state-of-the-art":[163],"routers":[164],"cannot":[165],"routing.":[167]},"counts_by_year":[{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}