{"id":"https://openalex.org/W4386764966","doi":"https://doi.org/10.1109/dac56929.2023.10247776","title":"RMP-MEM: A HW/SW Reconfigurable Multi-Port Memory Architecture for Multi-PEA Oriented CGRA","display_name":"RMP-MEM: A HW/SW Reconfigurable Multi-Port Memory Architecture for Multi-PEA Oriented CGRA","publication_year":2023,"publication_date":"2023-07-09","ids":{"openalex":"https://openalex.org/W4386764966","doi":"https://doi.org/10.1109/dac56929.2023.10247776"},"language":"en","primary_location":{"id":"doi:10.1109/dac56929.2023.10247776","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dac56929.2023.10247776","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 60th ACM/IEEE Design Automation Conference (DAC)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5007638089","display_name":"Qidie Wu","orcid":"https://orcid.org/0000-0002-0870-3937"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Qidie Wu","raw_affiliation_strings":["Tsinghua University,School of Integrated Circuits, BNRist,Beijing,China,100084"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Tsinghua University,School of Integrated Circuits, BNRist,Beijing,China,100084","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5022808670","display_name":"Jiangyuan Gu","orcid":"https://orcid.org/0000-0003-1190-7524"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jiangyuan Gu","raw_affiliation_strings":["Tsinghua University,School of Integrated Circuits, BNRist,Beijing,China,100084"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Tsinghua University,School of Integrated Circuits, BNRist,Beijing,China,100084","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102556324","display_name":"Youxu Lin","orcid":null},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Youxu Lin","raw_affiliation_strings":["Tsinghua University,School of Integrated Circuits, BNRist,Beijing,China,100084"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Tsinghua University,School of Integrated Circuits, BNRist,Beijing,China,100084","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5107996159","display_name":"Boxiao Han","orcid":"https://orcid.org/0000-0002-2102-9123"},"institutions":[{"id":"https://openalex.org/I180662265","display_name":"China Mobile (China)","ror":"https://ror.org/05gftfe97","country_code":"CN","type":"company","lineage":["https://openalex.org/I180662265"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Boxiao Han","raw_affiliation_strings":["China Mobile Research Institute,Beijing,China,100053"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"China Mobile Research Institute,Beijing,China,100053","institution_ids":["https://openalex.org/I180662265"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5088002665","display_name":"Hongjun He","orcid":"https://orcid.org/0009-0005-5789-3879"},"institutions":[{"id":"https://openalex.org/I180662265","display_name":"China Mobile (China)","ror":"https://ror.org/05gftfe97","country_code":"CN","type":"company","lineage":["https://openalex.org/I180662265"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Hongjun He","raw_affiliation_strings":["China Mobile Research Institute,Beijing,China,100053"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"China Mobile Research Institute,Beijing,China,100053","institution_ids":["https://openalex.org/I180662265"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5025084930","display_name":"Yang Hu","orcid":"https://orcid.org/0000-0002-4856-5014"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yang Hu","raw_affiliation_strings":["Tsinghua University,School of Integrated Circuits, BNRist,Beijing,China,100084"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Tsinghua University,School of Integrated Circuits, BNRist,Beijing,China,100084","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100358856","display_name":"Leibo Liu","orcid":"https://orcid.org/0000-0001-7548-4116"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Leibo Liu","raw_affiliation_strings":["Tsinghua University,School of Integrated Circuits, BNRist,Beijing,China,100084"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Tsinghua University,School of Integrated Circuits, BNRist,Beijing,China,100084","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036023084","display_name":"Shaojun Wei","orcid":"https://orcid.org/0000-0001-5117-7920"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Shaojun Wei","raw_affiliation_strings":["Tsinghua University,School of Integrated Circuits, BNRist,Beijing,China,100084"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Tsinghua University,School of Integrated Circuits, BNRist,Beijing,China,100084","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5054524841","display_name":"Shouyi Yin","orcid":"https://orcid.org/0000-0003-2309-572X"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Shouyi Yin","raw_affiliation_strings":["Tsinghua University,School of Integrated Circuits, BNRist,Beijing,China,100084"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Tsinghua University,School of Integrated Circuits, BNRist,Beijing,China,100084","institution_ids":["https://openalex.org/I99065089"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8141672611236572},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6528313159942627},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5969309210777283},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5247188806533813},{"id":"https://openalex.org/keywords/computing-with-memory","display_name":"Computing with Memory","score":0.49883341789245605},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.49024611711502075},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.4480939507484436},{"id":"https://openalex.org/keywords/uniform-memory-access","display_name":"Uniform memory access","score":0.44739922881126404},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.4315371513366699},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.42249998450279236},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.4187540113925934},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.3671632409095764},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2037726640701294},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.12377667427062988},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.12355098128318787}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8141672611236572},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6528313159942627},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5969309210777283},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5247188806533813},{"id":"https://openalex.org/C152890283","wikidata":"https://www.wikidata.org/wiki/Q4129922","display_name":"Computing with Memory","level":5,"score":0.49883341789245605},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.49024611711502075},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.4480939507484436},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.44739922881126404},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.4315371513366699},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.42249998450279236},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.4187540113925934},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.3671632409095764},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2037726640701294},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.12377667427062988},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.12355098128318787},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dac56929.2023.10247776","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dac56929.2023.10247776","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 60th ACM/IEEE Design Automation Conference (DAC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.9100000262260437,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320337504","display_name":"Research and Development","ror":"https://ror.org/027s68j25"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1974120505","https://openalex.org/W1985687326","https://openalex.org/W2027069801","https://openalex.org/W2082609830","https://openalex.org/W2093994565","https://openalex.org/W2123051253","https://openalex.org/W2124350608","https://openalex.org/W2147657366","https://openalex.org/W2152839228","https://openalex.org/W2626211758","https://openalex.org/W2733054703","https://openalex.org/W2792626659","https://openalex.org/W3176500095","https://openalex.org/W4249950930","https://openalex.org/W6680848957"],"related_works":["https://openalex.org/W3180803030","https://openalex.org/W2168550483","https://openalex.org/W3087415768","https://openalex.org/W1970751325","https://openalex.org/W2143690511","https://openalex.org/W3025845664","https://openalex.org/W4281569059","https://openalex.org/W2546116848","https://openalex.org/W2036525499","https://openalex.org/W1591576069"],"abstract_inverted_index":{"Coarse-Grained":[0],"Reconfigurable":[1],"Architecture":[2],"(CGRA),":[3],"especially":[4],"the":[5,31,52,65,84,119,134,153,173],"one":[6],"with":[7,114],"multiple":[8],"parallelized":[9],"Processing":[10],"Element":[11],"Arrays":[12],"(PEA),":[13],"possesses":[14],"flexible":[15,47],"programmability":[16],"and":[17,43,91,128,179],"high":[18],"parallel":[19,56,174],"computational":[20],"efficiency,":[21],"which":[22],"relies":[23],"upon":[24],"an":[25,60,115,143],"efficient":[26,61,144],"memory":[27,48,67,111,126,138],"architecture":[28,112],"to":[29,49,51,73,82,88,98,132,186],"deliver":[30],"corresponding":[32],"computing":[33],"power.":[34],"Multi-PEA":[35],"oriented":[36,121],"CGRA":[37,70],"allows":[38],"for":[39,69,118],"mapping":[40],"various":[41],"applications":[42],"thus":[44],"demands":[45],"a":[46,105,148,162],"adapt":[50,133],"ever-changing":[53],"workloads,":[54],"whose":[55],"access":[57,130,175],"also":[58],"requires":[59],"multi-port":[62,93,110,145],"memory.":[63],"However,":[64],"existing":[66],"designs":[68,94],"are":[71,95],"hard":[72],"satisfy":[74],"those":[75],"requirements":[76],"since":[77],"conventional":[78],"rigid":[79],"memories":[80],"fail":[81],"provide":[83],"desired":[85],"flexibility":[86],"due":[87,97],"fixed":[89],"structure,":[90],"traditional":[92],"impractical":[96],"large":[99],"overhead.":[100],"Therefore,":[101],"this":[102],"paper":[103],"proposes":[104],"hardware/software":[106],"(HW/SW)":[107],"hybrid":[108],"reconfigurable":[109],"(RMP-MEM)":[113],"instructive":[116],"analysis":[117],"multi-PEA":[120],"CGRA.":[122],"RMP-MEM":[123,141,156,171],"supports":[124],"adaptive":[125],"partition":[127],"programmer-defined":[129],"modes":[131],"different":[135],"features":[136],"of":[137,155],"accesses.":[139],"Also,":[140],"achieves":[142],"implementation":[146],"by":[147,177],"partially":[149],"shared":[150],"mechanism.":[151],"Furthermore,":[152],"microarchitecture":[154],"is":[157],"optimized":[158],"multi-directionally,":[159],"resulting":[160],"in":[161],"significant":[163],"performance":[164],"gain.":[165],"The":[166],"experimental":[167],"results":[168],"indicate":[169],"that":[170],"reduces":[172],"latency":[176],"81.1%":[178],"exhibits":[180],"28.3%":[181],"energy":[182],"efficiency":[183],"improvement":[184],"compared":[185],"prior":[187],"designs.":[188]},"counts_by_year":[{"year":2025,"cited_by_count":2}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}