{"id":"https://openalex.org/W3212864366","doi":"https://doi.org/10.1109/dac18074.2021.9586260","title":"CLAppED: A Design Framework for Implementing Cross-Layer Approximation in FPGA-based Embedded Systems","display_name":"CLAppED: A Design Framework for Implementing Cross-Layer Approximation in FPGA-based Embedded Systems","publication_year":2021,"publication_date":"2021-11-08","ids":{"openalex":"https://openalex.org/W3212864366","doi":"https://doi.org/10.1109/dac18074.2021.9586260","mag":"3212864366"},"language":"en","primary_location":{"id":"doi:10.1109/dac18074.2021.9586260","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dac18074.2021.9586260","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 58th ACM/IEEE Design Automation Conference (DAC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5028792027","display_name":"Salim Ullah","orcid":"https://orcid.org/0000-0002-9774-9522"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"TU Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Salim Ullah","raw_affiliation_strings":["Center for Advancing Electronics Dresden (CfAED), Technische Universitat Dresden, Germany"],"affiliations":[{"raw_affiliation_string":"Center for Advancing Electronics Dresden (CfAED), Technische Universitat Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5051064456","display_name":"Siva Satyendra Sahoo","orcid":"https://orcid.org/0000-0002-2243-5350"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"TU Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Siva Satyendra Sahoo","raw_affiliation_strings":["Center for Advancing Electronics Dresden (CfAED), Technische Universitat Dresden, Germany"],"affiliations":[{"raw_affiliation_string":"Center for Advancing Electronics Dresden (CfAED), Technische Universitat Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100755285","display_name":"Akash Kumar","orcid":"https://orcid.org/0000-0001-7125-1737"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"TU Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Akash Kumar","raw_affiliation_strings":["Center for Advancing Electronics Dresden (CfAED), Technische Universitat Dresden, Germany"],"affiliations":[{"raw_affiliation_string":"Center for Advancing Electronics Dresden (CfAED), Technische Universitat Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5028792027"],"corresponding_institution_ids":["https://openalex.org/I78650965"],"apc_list":null,"apc_paid":null,"fwci":1.2133,"has_fulltext":false,"cited_by_count":17,"citation_normalized_percentile":{"value":0.79128665,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"475","last_page":"480"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7840893864631653},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6968781352043152},{"id":"https://openalex.org/keywords/layer","display_name":"Layer (electronics)","score":0.5854203701019287},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5329998731613159},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.39140230417251587},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.08572983741760254}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7840893864631653},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6968781352043152},{"id":"https://openalex.org/C2779227376","wikidata":"https://www.wikidata.org/wiki/Q6505497","display_name":"Layer (electronics)","level":2,"score":0.5854203701019287},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5329998731613159},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.39140230417251587},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.08572983741760254},{"id":"https://openalex.org/C159985019","wikidata":"https://www.wikidata.org/wiki/Q181790","display_name":"Composite material","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dac18074.2021.9586260","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dac18074.2021.9586260","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 58th ACM/IEEE Design Automation Conference (DAC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":30,"referenced_works":["https://openalex.org/W1529817821","https://openalex.org/W1998824039","https://openalex.org/W2026005150","https://openalex.org/W2086309060","https://openalex.org/W2093122508","https://openalex.org/W2138209363","https://openalex.org/W2150915951","https://openalex.org/W2166481425","https://openalex.org/W2265166184","https://openalex.org/W2399535694","https://openalex.org/W2402144811","https://openalex.org/W2554131156","https://openalex.org/W2612139336","https://openalex.org/W2612905448","https://openalex.org/W2808908725","https://openalex.org/W2909711603","https://openalex.org/W2913332302","https://openalex.org/W2916991310","https://openalex.org/W2953384591","https://openalex.org/W3018565930","https://openalex.org/W3035826382","https://openalex.org/W3035875322","https://openalex.org/W3036710676","https://openalex.org/W3044938306","https://openalex.org/W3098543951","https://openalex.org/W4239085833","https://openalex.org/W4249046258","https://openalex.org/W4255017701","https://openalex.org/W4255375128","https://openalex.org/W6713134421"],"related_works":["https://openalex.org/W4391375266","https://openalex.org/W2899084033","https://openalex.org/W2748952813","https://openalex.org/W2096844293","https://openalex.org/W2363944576","https://openalex.org/W2351041855","https://openalex.org/W2570254841","https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W1608572506"],"abstract_inverted_index":{"With":[0],"the":[1,30,37,45,63,79,96,110,122,130,135,188],"rising":[2],"variation":[3],"and":[4,20,71,125,186],"complexity":[5],"of":[6,33,40,78,95,104,129],"embedded":[7,41],"work-loads,":[8],"FPGA-based":[9],"systems":[10],"are":[11,26],"being":[12],"increasingly":[13],"used":[14,27],"for":[15,61,190],"many":[16],"applications.":[17,35],"The":[18,156],"reconfigurability":[19],"high":[21],"parallelism":[22],"offered":[23],"by":[24,65,140],"FPGAs":[25],"to":[28,120,151,163],"enhance":[29,109],"overall":[31],"performance":[32,46,64],"these":[34],"However,":[36,76],"resource":[38],"constraints":[39],"platforms":[42],"can":[43,107],"limit":[44],"in":[47,134],"multiple":[48],"ways.":[49],"In":[50],"recent":[51],"years,":[52],"Approximate":[53],"Computing":[54],"has":[55,83],"emerged":[56],"as":[57,182],"a":[58,118,146,178,183],"viable":[59],"tool":[60],"improving":[62],"utilizing":[66,87],"reduced":[67],"precision":[68],"data":[69],"structures":[70],"resource-optimized":[72],"high-performance":[73],"arithmetic":[74,154],"operators.":[75,155],"most":[77],"related":[80],"state-of-the-art":[81],"research":[82],"mainly":[84],"focused":[85],"on":[86,92,171],"approximate":[88,153,166,193],"computing":[89,97,105],"principles":[90],"individually":[91],"different":[93,102],"layers":[94,103],"stack.":[98],"Nonetheless,":[99],"approximations":[100],"across":[101],"stack":[106],"substantially":[108],"system\u2019s":[111],"performance.":[112],"To":[113],"this":[114],"end,":[115],"we":[116],"present":[117,187],"framework":[119,144],"enable":[121],"intelligent":[123],"exploration":[124],"highly":[126],"accurate":[127],"identification":[128],"feasible":[131],"design":[132,137],"points":[133],"large":[136],"space":[138],"enabled":[139],"cross-layer":[141],"approximations.":[142],"Our":[143],"proposes":[145],"novel":[147],"polynomial":[148],"regression-based":[149],"method":[150,158],"model":[152],"proposed":[157],"enables":[159],"machine":[160],"learning":[161],"models":[162],"better":[164],"correlate":[165],"operators":[167],"with":[168],"their":[169],"impact":[170],"an":[172],"application\u2019s":[173],"output":[174],"quality.":[175],"We":[176],"use":[177],"2D":[179],"convolution":[180],"operator":[181],"test":[184],"case":[185],"results":[189],"FPGA-":[191],"based":[192],"hardware":[194],"accelerators.":[195]},"counts_by_year":[{"year":2025,"cited_by_count":5},{"year":2024,"cited_by_count":5},{"year":2023,"cited_by_count":4},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":1}],"updated_date":"2026-03-13T16:22:10.518609","created_date":"2025-10-10T00:00:00"}