{"id":"https://openalex.org/W3213645510","doi":"https://doi.org/10.1109/dac18074.2021.9586211","title":"Universal Symmetry Constraint Extraction for Analog and Mixed-Signal Circuits with Graph Neural Networks","display_name":"Universal Symmetry Constraint Extraction for Analog and Mixed-Signal Circuits with Graph Neural Networks","publication_year":2021,"publication_date":"2021-11-08","ids":{"openalex":"https://openalex.org/W3213645510","doi":"https://doi.org/10.1109/dac18074.2021.9586211","mag":"3213645510"},"language":"en","primary_location":{"id":"doi:10.1109/dac18074.2021.9586211","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dac18074.2021.9586211","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 58th ACM/IEEE Design Automation Conference (DAC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100353673","display_name":"Hao Chen","orcid":"https://orcid.org/0009-0001-6480-7976"},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Hao Chen","raw_affiliation_strings":["The University of Texas at Austin, Austin, TX, USA"],"affiliations":[{"raw_affiliation_string":"The University of Texas at Austin, Austin, TX, USA","institution_ids":["https://openalex.org/I86519309"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5079056437","display_name":"Keren Zhu","orcid":"https://orcid.org/0000-0003-2698-141X"},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Keren Zhu","raw_affiliation_strings":["The University of Texas at Austin, Austin, TX, USA"],"affiliations":[{"raw_affiliation_string":"The University of Texas at Austin, Austin, TX, USA","institution_ids":["https://openalex.org/I86519309"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112385275","display_name":"Mingjie Liu","orcid":"https://orcid.org/0000-0002-8399-2134"},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mingjie Liu","raw_affiliation_strings":["The University of Texas at Austin, Austin, TX, USA"],"affiliations":[{"raw_affiliation_string":"The University of Texas at Austin, Austin, TX, USA","institution_ids":["https://openalex.org/I86519309"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066653944","display_name":"Xiyuan Tang","orcid":"https://orcid.org/0000-0003-2181-9042"},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Xiyuan Tang","raw_affiliation_strings":["The University of Texas at Austin, Austin, TX, USA"],"affiliations":[{"raw_affiliation_string":"The University of Texas at Austin, Austin, TX, USA","institution_ids":["https://openalex.org/I86519309"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070329670","display_name":"Nan Sun","orcid":"https://orcid.org/0000-0002-5536-8385"},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Nan Sun","raw_affiliation_strings":["The University of Texas at Austin, Austin, TX, USA"],"affiliations":[{"raw_affiliation_string":"The University of Texas at Austin, Austin, TX, USA","institution_ids":["https://openalex.org/I86519309"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5011883763","display_name":"David Z. Pan","orcid":"https://orcid.org/0000-0002-5705-2501"},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"David Z. Pan","raw_affiliation_strings":["The University of Texas at Austin, Austin, TX, USA"],"affiliations":[{"raw_affiliation_string":"The University of Texas at Austin, Austin, TX, USA","institution_ids":["https://openalex.org/I86519309"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5100353673"],"corresponding_institution_ids":["https://openalex.org/I86519309"],"apc_list":null,"apc_paid":null,"fwci":2.7073,"has_fulltext":false,"cited_by_count":34,"citation_normalized_percentile":{"value":0.90703164,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":95,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1243","last_page":"1248"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/netlist","display_name":"Netlist","score":0.8638848662376404},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7182214856147766},{"id":"https://openalex.org/keywords/graph","display_name":"Graph","score":0.6305080652236938},{"id":"https://openalex.org/keywords/constraint","display_name":"Constraint (computer-aided design)","score":0.5113798975944519},{"id":"https://openalex.org/keywords/signal-flow-graph","display_name":"Signal-flow graph","score":0.5028616786003113},{"id":"https://openalex.org/keywords/analogue-electronics","display_name":"Analogue electronics","score":0.495291143655777},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4821145534515381},{"id":"https://openalex.org/keywords/matching","display_name":"Matching (statistics)","score":0.4795788824558258},{"id":"https://openalex.org/keywords/mixed-signal-integrated-circuit","display_name":"Mixed-signal integrated circuit","score":0.46657857298851013},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.4639873504638672},{"id":"https://openalex.org/keywords/integrated-circuit-layout","display_name":"Integrated circuit layout","score":0.45142191648483276},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.43619561195373535},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.43287211656570435},{"id":"https://openalex.org/keywords/deep-learning","display_name":"Deep learning","score":0.4314590394496918},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.40958285331726074},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.37413284182548523},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.35589754581451416},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.21008974313735962},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1402372121810913},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.1371360719203949},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.13081875443458557},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.12533441185951233}],"concepts":[{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.8638848662376404},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7182214856147766},{"id":"https://openalex.org/C132525143","wikidata":"https://www.wikidata.org/wiki/Q141488","display_name":"Graph","level":2,"score":0.6305080652236938},{"id":"https://openalex.org/C2776036281","wikidata":"https://www.wikidata.org/wiki/Q48769818","display_name":"Constraint (computer-aided design)","level":2,"score":0.5113798975944519},{"id":"https://openalex.org/C166501922","wikidata":"https://www.wikidata.org/wiki/Q1786523","display_name":"Signal-flow graph","level":2,"score":0.5028616786003113},{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.495291143655777},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4821145534515381},{"id":"https://openalex.org/C165064840","wikidata":"https://www.wikidata.org/wiki/Q1321061","display_name":"Matching (statistics)","level":2,"score":0.4795788824558258},{"id":"https://openalex.org/C62907940","wikidata":"https://www.wikidata.org/wiki/Q1541329","display_name":"Mixed-signal integrated circuit","level":3,"score":0.46657857298851013},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.4639873504638672},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.45142191648483276},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.43619561195373535},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.43287211656570435},{"id":"https://openalex.org/C108583219","wikidata":"https://www.wikidata.org/wiki/Q197536","display_name":"Deep learning","level":2,"score":0.4314590394496918},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.40958285331726074},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.37413284182548523},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.35589754581451416},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.21008974313735962},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1402372121810913},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.1371360719203949},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.13081875443458557},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.12533441185951233},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dac18074.2021.9586211","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dac18074.2021.9586211","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 58th ACM/IEEE Design Automation Conference (DAC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Sustainable cities and communities","score":0.550000011920929,"id":"https://metadata.un.org/sdg/11"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":33,"referenced_works":["https://openalex.org/W1566916904","https://openalex.org/W1854214752","https://openalex.org/W2031717999","https://openalex.org/W2056343074","https://openalex.org/W2114912418","https://openalex.org/W2141897596","https://openalex.org/W2145458600","https://openalex.org/W2156152281","https://openalex.org/W2184826174","https://openalex.org/W2295569708","https://openalex.org/W2408362903","https://openalex.org/W2945221971","https://openalex.org/W2950898568","https://openalex.org/W2962767366","https://openalex.org/W2964015378","https://openalex.org/W2998328510","https://openalex.org/W3013793321","https://openalex.org/W3090455477","https://openalex.org/W3091933103","https://openalex.org/W3092072718","https://openalex.org/W3110662855","https://openalex.org/W3111845806","https://openalex.org/W3112236443","https://openalex.org/W3113090643","https://openalex.org/W4240615024","https://openalex.org/W4294558607","https://openalex.org/W6690815549","https://openalex.org/W6726873649","https://openalex.org/W6738964360","https://openalex.org/W6783549322","https://openalex.org/W6787026827","https://openalex.org/W6787266163","https://openalex.org/W6787420830"],"related_works":["https://openalex.org/W2011183285","https://openalex.org/W1962246972","https://openalex.org/W2106548485","https://openalex.org/W2098869417","https://openalex.org/W2583707817","https://openalex.org/W1630910375","https://openalex.org/W2142651762","https://openalex.org/W2106223679","https://openalex.org/W2503215586","https://openalex.org/W4321510758"],"abstract_inverted_index":{"Recent":[0],"research":[1],"trends":[2],"in":[3],"analog":[4,24],"layout":[5,49],"synthesis":[6,50],"aim":[7],"for":[8,47,92],"a":[9,61],"fully":[10],"automated":[11,48],"netlist-to-GDSII":[12],"design":[13],"flow":[14],"with":[15,109],"minimum":[16],"human":[17],"efforts.":[18],"Due":[19],"to":[20,54,68],"the":[21,38,75],"sensitiveness":[22],"of":[23,77],"circuit":[25,40,70],"layouts,":[26],"symmetry":[27,45,89,105],"matching":[28,71],"between":[29],"critical":[30],"building":[31],"blocks":[32],"and":[33,87,112],"devices":[34],"can":[35],"significantly":[36],"impact":[37],"overall":[39],"performance.":[41],"Therefore,":[42],"providing":[43],"accurate":[44],"constraints":[46,90],"tools":[51],"is":[52],"crucial":[53],"achieving":[55],"high-quality":[56],"layouts.":[57],"This":[58],"paper":[59],"presents":[60],"novel":[62],"graph-learning-based":[63],"framework":[64,83,102],"leveraging":[65],"unsupervised":[66],"learning":[67],"recognize":[69],"structures":[72],"by":[73],"making":[74],"most":[76],"numerous":[78],"unlabeled":[79],"circuits.":[80],"The":[81],"proposed":[82],"supports":[84],"both":[85],"system-level":[86],"device-level":[88],"extraction":[91],"various":[93],"large-scale":[94],"analog/mixed-signal":[95],"systems.":[96],"Experimental":[97],"results":[98],"show":[99],"that":[100],"our":[101],"outperforms":[103],"state-of-the-art":[104],"constraint":[106],"detection":[107],"algorithms":[108],"remarkable":[110],"accuracy":[111],"runtime":[113],"improvement.":[114]},"counts_by_year":[{"year":2025,"cited_by_count":7},{"year":2024,"cited_by_count":6},{"year":2023,"cited_by_count":10},{"year":2022,"cited_by_count":8},{"year":2021,"cited_by_count":3}],"updated_date":"2026-02-11T14:41:00.668223","created_date":"2025-10-10T00:00:00"}