{"id":"https://openalex.org/W3211730428","doi":"https://doi.org/10.1109/dac18074.2021.9586194","title":"Designing a 2048-Chiplet, 14336-Core Waferscale Processor","display_name":"Designing a 2048-Chiplet, 14336-Core Waferscale Processor","publication_year":2021,"publication_date":"2021-11-08","ids":{"openalex":"https://openalex.org/W3211730428","doi":"https://doi.org/10.1109/dac18074.2021.9586194","mag":"3211730428"},"language":"en","primary_location":{"id":"doi:10.1109/dac18074.2021.9586194","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dac18074.2021.9586194","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 58th ACM/IEEE Design Automation Conference (DAC)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5036103216","display_name":"Saptadeep Pal","orcid":"https://orcid.org/0000-0002-8777-8573"},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Saptadeep Pal","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of California, Los Angeles"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of California, Los Angeles","institution_ids":["https://openalex.org/I161318765"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100723072","display_name":"Jingyang Liu","orcid":"https://orcid.org/0009-0006-1999-1109"},"institutions":[{"id":"https://openalex.org/I157725225","display_name":"University of Illinois Urbana-Champaign","ror":"https://ror.org/047426m28","country_code":"US","type":"education","lineage":["https://openalex.org/I157725225"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jingyang Liu","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Illinois at Urbana-Champaign"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Illinois at Urbana-Champaign","institution_ids":["https://openalex.org/I157725225"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5061065618","display_name":"Irina Alam","orcid":"https://orcid.org/0000-0002-7927-8405"},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Irina Alam","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of California, Los Angeles"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of California, Los Angeles","institution_ids":["https://openalex.org/I161318765"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5057474415","display_name":"Nicholas Cebry","orcid":null},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Nicholas Cebry","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of California, Los Angeles"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of California, Los Angeles","institution_ids":["https://openalex.org/I161318765"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5041519269","display_name":"Haris Suhail","orcid":"https://orcid.org/0009-0003-8890-6770"},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Haris Suhail","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of California, Los Angeles"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of California, Los Angeles","institution_ids":["https://openalex.org/I161318765"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5069415097","display_name":"Shi Bu","orcid":"https://orcid.org/0000-0002-5516-9060"},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Shi Bu","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of California, Los Angeles"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of California, Los Angeles","institution_ids":["https://openalex.org/I161318765"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5091022757","display_name":"Subramanian S. Iyer","orcid":"https://orcid.org/0000-0003-1220-031X"},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Subramanian S. Iyer","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of California, Los Angeles"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of California, Los Angeles","institution_ids":["https://openalex.org/I161318765"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5025807083","display_name":"Sudhakar Pamarti","orcid":"https://orcid.org/0000-0003-1457-7508"},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sudhakar Pamarti","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of California, Los Angeles"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of California, Los Angeles","institution_ids":["https://openalex.org/I161318765"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100768744","display_name":"Rakesh Kumar","orcid":"https://orcid.org/0000-0002-2659-5941"},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Rakesh Kumar","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of California, Los Angeles"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of California, Los Angeles","institution_ids":["https://openalex.org/I161318765"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5084229134","display_name":"Puneet Gupta","orcid":"https://orcid.org/0000-0002-6188-1134"},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Puneet Gupta","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of California, Los Angeles"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of California, Los Angeles","institution_ids":["https://openalex.org/I161318765"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":50,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1183","last_page":"1188"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7504902482032776},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5810614228248596},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5759446620941162},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.5666933059692383},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.5390360355377197},{"id":"https://openalex.org/keywords/many-core","display_name":"Many core","score":0.5355878472328186},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.523285448551178},{"id":"https://openalex.org/keywords/testability","display_name":"Testability","score":0.4922274649143219},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4854038655757904},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.479469895362854},{"id":"https://openalex.org/keywords/fault-tolerance","display_name":"Fault tolerance","score":0.45045357942581177},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.42640042304992676},{"id":"https://openalex.org/keywords/network-processor","display_name":"Network processor","score":0.4147884249687195},{"id":"https://openalex.org/keywords/processor-design","display_name":"Processor design","score":0.4125477075576782},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.25930914282798767},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.21630433201789856},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.18200844526290894},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.15446218848228455},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.14221060276031494},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.12540200352668762}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7504902482032776},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5810614228248596},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5759446620941162},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.5666933059692383},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.5390360355377197},{"id":"https://openalex.org/C3020431745","wikidata":"https://www.wikidata.org/wiki/Q25325220","display_name":"Many core","level":2,"score":0.5355878472328186},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.523285448551178},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.4922274649143219},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4854038655757904},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.479469895362854},{"id":"https://openalex.org/C63540848","wikidata":"https://www.wikidata.org/wiki/Q3140932","display_name":"Fault tolerance","level":2,"score":0.45045357942581177},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.42640042304992676},{"id":"https://openalex.org/C74366991","wikidata":"https://www.wikidata.org/wiki/Q2755335","display_name":"Network processor","level":3,"score":0.4147884249687195},{"id":"https://openalex.org/C526435321","wikidata":"https://www.wikidata.org/wiki/Q1303814","display_name":"Processor design","level":2,"score":0.4125477075576782},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.25930914282798767},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.21630433201789856},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.18200844526290894},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.15446218848228455},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.14221060276031494},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.12540200352668762},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C158379750","wikidata":"https://www.wikidata.org/wiki/Q214111","display_name":"Network packet","level":2,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dac18074.2021.9586194","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dac18074.2021.9586194","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 58th ACM/IEEE Design Automation Conference (DAC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320308258","display_name":"Qualcomm","ror":"https://ror.org/002zrf773"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W1925667094","https://openalex.org/W2056356667","https://openalex.org/W2069552454","https://openalex.org/W2124531928","https://openalex.org/W2189222422","https://openalex.org/W2312219944","https://openalex.org/W2505380261","https://openalex.org/W2743542620","https://openalex.org/W2795172435","https://openalex.org/W2886064645","https://openalex.org/W2887015230","https://openalex.org/W2929862812","https://openalex.org/W2946710043","https://openalex.org/W2980104813","https://openalex.org/W3048317241","https://openalex.org/W3091819417","https://openalex.org/W3133446571","https://openalex.org/W6640183248","https://openalex.org/W6678478443","https://openalex.org/W6753479287","https://openalex.org/W6761152145","https://openalex.org/W6784402070"],"related_works":["https://openalex.org/W4236258190","https://openalex.org/W3004436853","https://openalex.org/W2119690156","https://openalex.org/W2128003206","https://openalex.org/W2067354926","https://openalex.org/W2384533576","https://openalex.org/W2148708361","https://openalex.org/W1995348478","https://openalex.org/W115150624","https://openalex.org/W2021187889"],"abstract_inverted_index":{"Waferscale":[0],"processor":[1,93],"systems":[2,24],"can":[3,47],"provide":[4,48],"the":[5,83],"large":[6],"number":[7],"of":[8],"cores,":[9],"and":[10,46,51,73,82],"memory":[11],"bandwidth":[12],"required":[13],"by":[14],"today\u2019s":[15],"highly":[16],"parallel":[17],"workloads.":[18],"One":[19],"approach":[20],"to":[21,26,87],"building":[22],"waferscale":[23,92],"is":[25],"use":[27],"a":[28,37,57,89],"chiplet-based":[29],"architecture":[30],"where":[31],"pre-tested":[32],"chiplets":[33],"are":[34],"integrated":[35],"on":[36],"passive":[38],"silicon-interconnect":[39],"wafer.":[40],"This":[41],"technology":[42],"allows":[43],"heterogeneous":[44],"integration":[45],"significant":[49],"performance":[50],"cost":[52],"benefits.":[53],"However,":[54],"designing":[55],"such":[56,62],"system":[58],"has":[59],"several":[60],"challenges":[61,81],"as":[63],"power":[64],"delivery,":[65],"clock":[66],"distribution,":[67],"waferscale-network":[68],"design,":[69],"design":[70,88],"for":[71],"testability":[72],"fault-tolerance.":[74],"In":[75],"this":[76],"work,":[77],"we":[78,85],"discuss":[79],"these":[80],"solutions":[84],"employed":[86],"2048-chiplet,":[90],"14,336-core":[91],"system.":[94]},"counts_by_year":[{"year":2026,"cited_by_count":13},{"year":2025,"cited_by_count":10},{"year":2024,"cited_by_count":14},{"year":2023,"cited_by_count":7},{"year":2022,"cited_by_count":5},{"year":2021,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}