{"id":"https://openalex.org/W3214335801","doi":"https://doi.org/10.1109/dac18074.2021.9586129","title":"MELOPPR: Software/Hardware Co-design for Memory-efficient Low-latency Personalized PageRank","display_name":"MELOPPR: Software/Hardware Co-design for Memory-efficient Low-latency Personalized PageRank","publication_year":2021,"publication_date":"2021-11-08","ids":{"openalex":"https://openalex.org/W3214335801","doi":"https://doi.org/10.1109/dac18074.2021.9586129","mag":"3214335801"},"language":"en","primary_location":{"id":"doi:10.1109/dac18074.2021.9586129","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dac18074.2021.9586129","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 58th ACM/IEEE Design Automation Conference (DAC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100734103","display_name":"Lixiang Li","orcid":"https://orcid.org/0000-0001-9949-8731"},"institutions":[{"id":"https://openalex.org/I129902397","display_name":"Dalhousie University","ror":"https://ror.org/01e6qks80","country_code":"CA","type":"education","lineage":["https://openalex.org/I129902397"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Lixiang Li","raw_affiliation_strings":["Dalhousie University, Canada"],"affiliations":[{"raw_affiliation_string":"Dalhousie University, Canada","institution_ids":["https://openalex.org/I129902397"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100394256","display_name":"Yao Chen","orcid":"https://orcid.org/0000-0002-5798-2282"},"institutions":[{"id":"https://openalex.org/I4210108443","display_name":"Advanced Digital Sciences Center","ror":"https://ror.org/01xaqx887","country_code":"SG","type":"facility","lineage":["https://openalex.org/I4210108443"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Yao Chen","raw_affiliation_strings":["Advanced Digital Sciences Centre (ADSC), Singapore"],"affiliations":[{"raw_affiliation_string":"Advanced Digital Sciences Centre (ADSC), Singapore","institution_ids":["https://openalex.org/I4210108443"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068922411","display_name":"Zacharie Zirnheld","orcid":null},"institutions":[{"id":"https://openalex.org/I219193219","display_name":"Purdue University West Lafayette","ror":"https://ror.org/02dqehb95","country_code":"US","type":"education","lineage":["https://openalex.org/I219193219"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Zacharie Zirnheld","raw_affiliation_strings":["Purdue University, USA"],"affiliations":[{"raw_affiliation_string":"Purdue University, USA","institution_ids":["https://openalex.org/I219193219"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100455171","display_name":"Pan Li","orcid":"https://orcid.org/0000-0001-6522-2446"},"institutions":[{"id":"https://openalex.org/I219193219","display_name":"Purdue University West Lafayette","ror":"https://ror.org/02dqehb95","country_code":"US","type":"education","lineage":["https://openalex.org/I219193219"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Pan Li","raw_affiliation_strings":["Purdue University, USA"],"affiliations":[{"raw_affiliation_string":"Purdue University, USA","institution_ids":["https://openalex.org/I219193219"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5053022655","display_name":"Cong Hao","orcid":"https://orcid.org/0000-0002-2541-8767"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Cong Hao","raw_affiliation_strings":["Georgia Institute of Technology, USA"],"affiliations":[{"raw_affiliation_string":"Georgia Institute of Technology, USA","institution_ids":["https://openalex.org/I130701444"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5100734103"],"corresponding_institution_ids":["https://openalex.org/I129902397"],"apc_list":null,"apc_paid":null,"fwci":0.4803,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.65833333,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"38","issue":null,"first_page":"601","last_page":"606"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12292","display_name":"Graph Theory and Algorithms","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12292","display_name":"Graph Theory and Algorithms","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11273","display_name":"Advanced Graph Neural Networks","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11478","display_name":"Caching and Content Delivery","score":0.9940999746322632,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.857776939868927},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6740471124649048},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.6208005547523499},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.612879753112793},{"id":"https://openalex.org/keywords/pagerank","display_name":"PageRank","score":0.5911766290664673},{"id":"https://openalex.org/keywords/cas-latency","display_name":"CAS latency","score":0.5385860204696655},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.5123192071914673},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.45361992716789246},{"id":"https://openalex.org/keywords/graph","display_name":"Graph","score":0.4199427366256714},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.36462533473968506},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.27269381284713745},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.23970842361450195},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.2007637321949005},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.1900121569633484},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.14987006783485413},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.09853571653366089}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.857776939868927},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6740471124649048},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.6208005547523499},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.612879753112793},{"id":"https://openalex.org/C2779172887","wikidata":"https://www.wikidata.org/wiki/Q184316","display_name":"PageRank","level":2,"score":0.5911766290664673},{"id":"https://openalex.org/C189930140","wikidata":"https://www.wikidata.org/wiki/Q1112878","display_name":"CAS latency","level":4,"score":0.5385860204696655},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.5123192071914673},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.45361992716789246},{"id":"https://openalex.org/C132525143","wikidata":"https://www.wikidata.org/wiki/Q141488","display_name":"Graph","level":2,"score":0.4199427366256714},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.36462533473968506},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.27269381284713745},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.23970842361450195},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2007637321949005},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.1900121569633484},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.14987006783485413},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.09853571653366089},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dac18074.2021.9586129","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dac18074.2021.9586129","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 58th ACM/IEEE Design Automation Conference (DAC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W217817341","https://openalex.org/W1854214752","https://openalex.org/W2057958327","https://openalex.org/W2069153192","https://openalex.org/W2128119682","https://openalex.org/W2259576664","https://openalex.org/W2513566807","https://openalex.org/W2743489687","https://openalex.org/W2755088640","https://openalex.org/W2794532328","https://openalex.org/W2798750142","https://openalex.org/W2982171596","https://openalex.org/W2988259599","https://openalex.org/W3099341897","https://openalex.org/W6749569810"],"related_works":["https://openalex.org/W2154222238","https://openalex.org/W2106626222","https://openalex.org/W2980866815","https://openalex.org/W1562405179","https://openalex.org/W2125493559","https://openalex.org/W2184722600","https://openalex.org/W108401543","https://openalex.org/W4297098431","https://openalex.org/W2059832387","https://openalex.org/W2437914309"],"abstract_inverted_index":{"Personalized":[0],"PageRank":[1],"(PPR)":[2],"is":[3,112,254,260,273,278],"a":[4,16,36,77,91,104,136,140,178,182,205],"graph":[5,59,138],"algorithm":[6,75],"that":[7,145,159,189],"evaluates":[8],"the":[9,12,122,133,148,157,161,164,168,193,198,252,256,271,276],"importance":[10],"of":[11,114,142],"surrounding":[13],"nodes":[14],"from":[15],"source":[17],"node.":[18],"Widely":[19],"used":[20],"in":[21],"social":[22],"network":[23],"related":[24],"applications":[25],"such":[26],"as":[27],"recommender":[28],"systems,":[29],"PPR":[30,74,94],"requires":[31],"real-time":[32],"responses":[33],"(latency)":[34],"for":[35,47,64],"better":[37],"user":[38],"experience.":[39],"Existing":[40],"works":[41],"either":[42],"focus":[43,55],"on":[44,56,61,81,135,181,201,231,239,258,268,282],"algorithmic":[45],"optimization":[46],"improving":[48,65],"precision":[49,165,247,253,272],"while":[50],"neglecting":[51],"hardware":[52,179],"implementations":[53],"or":[54],"distributed":[57],"global":[58],"processing":[60],"large-scale":[62],"systems":[63],"throughput":[66],"rather":[67],"than":[68],"response":[69],"time.":[70],"Optimizing":[71],"low-latency":[72,93],"local":[73],"with":[76,98],"tight":[78],"memory":[79,101,221],"budget":[80],"edge":[82],"devices":[83,203],"remains":[84],"unexplored.":[85],"In":[86,171],"this":[87],"work,":[88],"we":[89,176],"propose":[90,177],"memory-efficient,":[92],"solution,":[95],"namely":[96],"MeLoPPR,":[97],"largely":[99],"reduced":[100],"requirement":[102],"and":[103,109,117,120,128,185,208,233,248,264],"flexible":[105,244],"trade-off":[106],"between":[107,246],"latency":[108],"precision.":[110],"MeLoPPR":[111,131,154,200,218,242],"composed":[113],"stage":[115,127],"decomposition":[116,119],"linear":[118,129],"exploits":[121],"node":[123],"score":[124],"sparsity:":[125],"Through":[126,151],"decomposition,":[130],"breaks":[132],"computation":[134,149],"large":[137],"into":[139],"set":[141],"smaller":[143],"sub-graphs,":[144],"significantly":[146],"saves":[147],"memory;":[150],"sparsity":[152],"exploitation,":[153],"selectively":[155],"chooses":[156],"sub-graphs":[158],"contribute":[160],"most":[162],"to":[163,166,262,266,280],"reduce":[167],"required":[169],"computation.":[170,195],"addition,":[172],"through":[173],"software/hardware":[174],"co-design,":[175],"implementation":[180],"hybrid":[183],"CPU":[184,232,259],"FPGA":[186,212],"accelerating":[187],"platform,":[188],"further":[190],"speeds":[191],"up":[192,261,265,279],"sub-graph":[194],"We":[196],"evaluate":[197],"proposed":[199],"memory-constrained":[202],"including":[204],"personal":[206],"laptop":[207],"Xilinx":[209],"Kintex-7":[210],"KC705":[211],"using":[213],"six":[214],"real-world":[215],"graphs.":[216],"First,":[217],"demonstrates":[219],"significant":[220],"saving":[222],"by":[223],"$1.":[224],"5":[225],"\\times":[226,235],"\\sim":[227,236],"13.":[228],"4":[229],"\\times$":[230,238],"$73":[234],"8699":[237],"FPGA.":[240,283],"Second,":[241],"allows":[243],"trade-offs":[245],"execution":[249],"time:":[250],"when":[251,270],"80%,":[255],"speedup":[257,277],"$15\\times$":[263],"$707\\times$":[267],"FPGA;":[269],"around":[274],"90%,":[275],"$70\\times$":[281]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}