{"id":"https://openalex.org/W3212657662","doi":"https://doi.org/10.1109/dac18074.2021.9586104","title":"Late Breaking Results: An Effective Legalization Algorithm for Heterogeneous FPGAs with Complex Constraints","display_name":"Late Breaking Results: An Effective Legalization Algorithm for Heterogeneous FPGAs with Complex Constraints","publication_year":2021,"publication_date":"2021-11-08","ids":{"openalex":"https://openalex.org/W3212657662","doi":"https://doi.org/10.1109/dac18074.2021.9586104","mag":"3212657662"},"language":"en","primary_location":{"id":"doi:10.1109/dac18074.2021.9586104","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dac18074.2021.9586104","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 58th ACM/IEEE Design Automation Conference (DAC)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100654921","display_name":"Zhipeng Huang","orcid":"https://orcid.org/0000-0002-7113-2903"},"institutions":[{"id":"https://openalex.org/I80947539","display_name":"Fuzhou University","ror":"https://ror.org/011xvna82","country_code":"CN","type":"education","lineage":["https://openalex.org/I80947539"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhipeng Huang","raw_affiliation_strings":["Center for Discrete Mathematics and Theoretical Computer Science, Fuzhou University, Fuzhou, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Center for Discrete Mathematics and Theoretical Computer Science, Fuzhou University, Fuzhou, China","institution_ids":["https://openalex.org/I80947539"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012730510","display_name":"Haokai Sun","orcid":"https://orcid.org/0000-0002-7777-3429"},"institutions":[{"id":"https://openalex.org/I66867065","display_name":"East China Normal University","ror":"https://ror.org/02n96ep67","country_code":"CN","type":"education","lineage":["https://openalex.org/I66867065"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Haokai Sun","raw_affiliation_strings":["Software Engineering Institute, East China Normal University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Software Engineering Institute, East China Normal University, Shanghai, China","institution_ids":["https://openalex.org/I66867065"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100411016","display_name":"Huimin Wang","orcid":"https://orcid.org/0000-0002-3955-3687"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Huimin Wang","raw_affiliation_strings":["State Key Lab of ASIC & System, Fudan University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"State Key Lab of ASIC & System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5065790763","display_name":"Ziran Zhu","orcid":"https://orcid.org/0000-0002-9475-6364"},"institutions":[{"id":"https://openalex.org/I76569877","display_name":"Southeast University","ror":"https://ror.org/04ct4d772","country_code":"CN","type":"education","lineage":["https://openalex.org/I76569877"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Ziran Zhu","raw_affiliation_strings":["National ASIC System Engineering Center, School of Electronic Science and Engineering, Southeast University, Nanjing, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National ASIC System Engineering Center, School of Electronic Science and Engineering, Southeast University, Nanjing, China","institution_ids":["https://openalex.org/I76569877"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103098516","display_name":"Jun Yu","orcid":"https://orcid.org/0000-0003-4286-9292"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jun Yu","raw_affiliation_strings":["State Key Lab of ASIC & System, Fudan University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"State Key Lab of ASIC & System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101854580","display_name":"Jianli Chen","orcid":"https://orcid.org/0000-0002-1391-2696"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]},{"id":"https://openalex.org/I80947539","display_name":"Fuzhou University","ror":"https://ror.org/011xvna82","country_code":"CN","type":"education","lineage":["https://openalex.org/I80947539"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jianli Chen","raw_affiliation_strings":["Center for Discrete Mathematics and Theoretical Computer Science, Fuzhou University, Fuzhou, China","State Key Lab of ASIC & System, Fudan University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Center for Discrete Mathematics and Theoretical Computer Science, Fuzhou University, Fuzhou, China","institution_ids":["https://openalex.org/I80947539"]},{"raw_affiliation_string":"State Key Lab of ASIC & System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1362","last_page":"1363"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9944000244140625,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/legalization","display_name":"Legalization","score":0.7832387685775757},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7229949831962585},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5483312606811523},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.5138445496559143},{"id":"https://openalex.org/keywords/constraint","display_name":"Constraint (computer-aided design)","score":0.43074166774749756},{"id":"https://openalex.org/keywords/minimum-cost-flow-problem","display_name":"Minimum-cost flow problem","score":0.4292443096637726},{"id":"https://openalex.org/keywords/algorithm-design","display_name":"Algorithm design","score":0.4281332492828369},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.426751047372818},{"id":"https://openalex.org/keywords/range","display_name":"Range (aeronautics)","score":0.41805899143218994},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3692353367805481},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.3550941050052643},{"id":"https://openalex.org/keywords/flow-network","display_name":"Flow network","score":0.2819215953350067},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.1860021948814392},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1270264983177185},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1132311224937439}],"concepts":[{"id":"https://openalex.org/C2778506969","wikidata":"https://www.wikidata.org/wiki/Q940525","display_name":"Legalization","level":2,"score":0.7832387685775757},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7229949831962585},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5483312606811523},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5138445496559143},{"id":"https://openalex.org/C2776036281","wikidata":"https://www.wikidata.org/wiki/Q48769818","display_name":"Constraint (computer-aided design)","level":2,"score":0.43074166774749756},{"id":"https://openalex.org/C99545648","wikidata":"https://www.wikidata.org/wiki/Q2897180","display_name":"Minimum-cost flow problem","level":3,"score":0.4292443096637726},{"id":"https://openalex.org/C106516650","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm design","level":2,"score":0.4281332492828369},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.426751047372818},{"id":"https://openalex.org/C204323151","wikidata":"https://www.wikidata.org/wiki/Q905424","display_name":"Range (aeronautics)","level":2,"score":0.41805899143218994},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3692353367805481},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.3550941050052643},{"id":"https://openalex.org/C114809511","wikidata":"https://www.wikidata.org/wiki/Q1412924","display_name":"Flow network","level":2,"score":0.2819215953350067},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.1860021948814392},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1270264983177185},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1132311224937439},{"id":"https://openalex.org/C118552586","wikidata":"https://www.wikidata.org/wiki/Q7867","display_name":"Psychiatry","level":1,"score":0.0},{"id":"https://openalex.org/C15744967","wikidata":"https://www.wikidata.org/wiki/Q9418","display_name":"Psychology","level":0,"score":0.0},{"id":"https://openalex.org/C146978453","wikidata":"https://www.wikidata.org/wiki/Q3798668","display_name":"Aerospace engineering","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dac18074.2021.9586104","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dac18074.2021.9586104","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 58th ACM/IEEE Design Automation Conference (DAC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.7300000190734863,"id":"https://metadata.un.org/sdg/16","display_name":"Peace, Justice and strong institutions"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1967661769","https://openalex.org/W2114136290","https://openalex.org/W2771551340","https://openalex.org/W2774510317","https://openalex.org/W2801898382","https://openalex.org/W2886700560","https://openalex.org/W4234143391","https://openalex.org/W6676886990"],"related_works":["https://openalex.org/W181044676","https://openalex.org/W2376987616","https://openalex.org/W4389994644","https://openalex.org/W4225935048","https://openalex.org/W2054026560","https://openalex.org/W2390844778","https://openalex.org/W2323493410","https://openalex.org/W3086867668","https://openalex.org/W3146360095","https://openalex.org/W2184011203"],"abstract_inverted_index":{"The":[0],"modern":[1],"FPGA":[2,48],"placement":[3],"problem":[4,88],"has":[5],"become":[6],"much":[7],"more":[8],"challenging":[9],"than":[10],"ever":[11],"with":[12,50,65,84,115],"various":[13],"emerging":[14],"design":[15],"constraints,":[16,30],"such":[17],"as":[18],"the":[19,37,66,85,110,116],"location":[20,23,26,51],"(including":[21],"relative":[22],"(RLOC)":[24],"and":[25,28,52,69,92,130,134,141],"range)":[27],"chain":[29,53],"which":[31],"have":[32],"not":[33],"been":[34],"considered":[35],"in":[36],"literature.":[38],"In":[39],"this":[40],"paper,":[41],"we":[42,77],"propose":[43],"a":[44,58,96],"combinatorial":[45],"algorithm":[46,81,98,125],"for":[47,89],"legalization":[49,87,97],"constraints.":[54],"We":[55],"first":[56],"identify":[57],"virtual":[59],"range":[60],"to":[61,82,108],"cluster":[62],"an":[63,79],"instance":[64],"RLOC":[67],"constraint":[68],"formulate":[70],"minimum":[71,101],"cost":[72,102],"integer":[73],"linear":[74],"programming.":[75],"Besides,":[76],"use":[78],"adaptive":[80],"deal":[83],"chain-aware":[86],"better":[90],"quality":[91,112],"runtime":[93,145],"trade-offs.":[94],"Finally,":[95],"based":[99],"on":[100],"maximum":[103,135],"flow":[104],"(MCMF)":[105],"is":[106],"used":[107],"improve":[109],"solution":[111],"further.":[113],"Compared":[114],"state-of-the-art":[117],"work,":[118],"experimental":[119],"results":[120],"show":[121],"that":[122],"our":[123],"proposed":[124],"can":[126],"achieve":[127],"respectively":[128],"4.4%":[129],"4.9%":[131],"smaller":[132,138],"average":[133],"movements,":[136],"1.7%":[137],"routed":[139],"wirelength,":[140],"7.6%":[142],"shorter":[143],"routing":[144]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":1}],"updated_date":"2026-07-15T18:14:33.161393","created_date":"2025-10-10T00:00:00"}