{"id":"https://openalex.org/W3092270010","doi":"https://doi.org/10.1109/dac18072.2020.9218699","title":"Late Breaking Results: An Analytical Timing-Driven Placer for Heterogeneous FPGAs","display_name":"Late Breaking Results: An Analytical Timing-Driven Placer for Heterogeneous FPGAs","publication_year":2020,"publication_date":"2020-07-01","ids":{"openalex":"https://openalex.org/W3092270010","doi":"https://doi.org/10.1109/dac18072.2020.9218699","mag":"3092270010"},"language":"en","primary_location":{"id":"doi:10.1109/dac18072.2020.9218699","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dac18072.2020.9218699","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 57th ACM/IEEE Design Automation Conference (DAC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101664594","display_name":"Zhifeng Lin","orcid":"https://orcid.org/0000-0002-4597-4322"},"institutions":[{"id":"https://openalex.org/I80947539","display_name":"Fuzhou University","ror":"https://ror.org/011xvna82","country_code":"CN","type":"education","lineage":["https://openalex.org/I80947539"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhifeng Lin","raw_affiliation_strings":["Center for Discrete Mathematics and Theoretical Computer Science, Fuzhou University, Fuzhou, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Center for Discrete Mathematics and Theoretical Computer Science, Fuzhou University, Fuzhou, China","institution_ids":["https://openalex.org/I80947539"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5088784101","display_name":"Yanyue Xie","orcid":"https://orcid.org/0000-0002-4325-521X"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yanyue Xie","raw_affiliation_strings":["State Key Lab of ASIC & System, Fudan University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"State Key Lab of ASIC & System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102414355","display_name":"Gang Qian","orcid":null},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Gang Qian","raw_affiliation_strings":["State Key Lab of ASIC & System, Fudan University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"State Key Lab of ASIC & System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084837358","display_name":"Sifei Wang","orcid":"https://orcid.org/0000-0002-7408-4118"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Sifei Wang","raw_affiliation_strings":["State Key Lab of ASIC & System, Fudan University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"State Key Lab of ASIC & System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103098516","display_name":"Jun Yu","orcid":"https://orcid.org/0000-0003-4286-9292"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jun Yu","raw_affiliation_strings":["State Key Lab of ASIC & System, Fudan University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"State Key Lab of ASIC & System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101854580","display_name":"Jianli Chen","orcid":"https://orcid.org/0000-0002-1391-2696"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]},{"id":"https://openalex.org/I80947539","display_name":"Fuzhou University","ror":"https://ror.org/011xvna82","country_code":"CN","type":"education","lineage":["https://openalex.org/I80947539"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jianli Chen","raw_affiliation_strings":["Center for Discrete Mathematics and Theoretical Computer Science, Fuzhou University, Fuzhou, China","State Key Lab of ASIC & System, Fudan University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Center for Discrete Mathematics and Theoretical Computer Science, Fuzhou University, Fuzhou, China","institution_ids":["https://openalex.org/I80947539"]},{"raw_affiliation_string":"State Key Lab of ASIC & System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.4163,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.62187077,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"2"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.7934378385543823},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7701284885406494},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7013700008392334},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.6501477956771851},{"id":"https://openalex.org/keywords/placement","display_name":"Placement","score":0.6479777097702026},{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.6051600575447083},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.5580715537071228},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5533075332641602},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.5498204827308655},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.4537979066371918},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3609902560710907},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.23344603180885315},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.1719844937324524},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.10304868221282959}],"concepts":[{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.7934378385543823},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7701284885406494},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7013700008392334},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.6501477956771851},{"id":"https://openalex.org/C117690923","wikidata":"https://www.wikidata.org/wiki/Q1484784","display_name":"Placement","level":4,"score":0.6479777097702026},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.6051600575447083},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5580715537071228},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5533075332641602},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.5498204827308655},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.4537979066371918},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3609902560710907},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.23344603180885315},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.1719844937324524},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.10304868221282959},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dac18072.2020.9218699","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dac18072.2020.9218699","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 57th ACM/IEEE Design Automation Conference (DAC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W2067856828","https://openalex.org/W2596450556","https://openalex.org/W2774510317","https://openalex.org/W2945806107"],"related_works":["https://openalex.org/W2155289750","https://openalex.org/W2024574431","https://openalex.org/W2117300767","https://openalex.org/W2374017528","https://openalex.org/W4285503609","https://openalex.org/W2126248441","https://openalex.org/W3183044703","https://openalex.org/W3150210954","https://openalex.org/W2138208643","https://openalex.org/W2160596219"],"abstract_inverted_index":{"As":[0],"the":[1,34,43],"feature":[2],"sizes":[3],"keep":[4],"shrinking,":[5],"interconnect":[6,66],"delays":[7],"have":[8],"become":[9],"a":[10,55,69,119,127],"major":[11],"limiting":[12],"factor":[13],"for":[14,33,107,130],"FPGA":[15,45],"timing":[16,52,58,89,97],"closure.":[17],"Traditional":[18],"placement":[19,46],"algorithms":[20],"that":[21,113],"address":[22],"wirelength":[23,50,87],"alone":[24],"are":[25],"no":[26],"longer":[27],"sufficient":[28],"to":[29,62,76,92],"close":[30],"timing,":[31],"especially":[32],"large-scale":[35],"heterogeneous":[36],"FPGAs.":[37],"In":[38],"this":[39],"paper,":[40],"we":[41,83],"resolve":[42],"crucial":[44],"problem":[47],"by":[48],"optimizing":[49],"and":[51,88],"simultaneously.":[53],"First,":[54],"smoothed":[56],"routing-architecture-aware":[57],"model":[59],"is":[60,74],"proposed":[61],"accurately":[63],"estimate":[64],"each":[65],"delay.":[67],"Then,":[68],"timing-driven":[70],"delay":[71,80],"look-up":[72],"table":[73],"constructed":[75],"further":[77],"speed":[78],"up":[79],"access.":[81],"Finally,":[82],"present":[84],"an":[85],"effective":[86],"co-optimization":[90],"strategy":[91],"produce":[93],"high-quality":[94],"placements":[95],"without":[96],"violations.":[98],"Compared":[99],"with":[100],"Vivado":[101],"2019.1":[102],"on":[103],"Xilinx":[104],"benchmark":[105],"suites":[106],"xc7k325t":[108],"device,":[109],"experimental":[110],"results":[111],"show":[112],"our":[114],"algorithm":[115],"achieves":[116],"not":[117],"only":[118],"6.6%":[120],"improvement":[121],"in":[122],"worst":[123],"slack":[124],"but":[125],"also":[126],"3.2%":[128],"reduction":[129],"routed":[131],"wirelength.":[132]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}