{"id":"https://openalex.org/W3092481364","doi":"https://doi.org/10.1109/dac18072.2020.9218691","title":"SAT-Sweeping Enhanced for Logic Synthesis","display_name":"SAT-Sweeping Enhanced for Logic Synthesis","publication_year":2020,"publication_date":"2020-07-01","ids":{"openalex":"https://openalex.org/W3092481364","doi":"https://doi.org/10.1109/dac18072.2020.9218691","mag":"3092481364"},"language":"en","primary_location":{"id":"doi:10.1109/dac18072.2020.9218691","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dac18072.2020.9218691","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 57th ACM/IEEE Design Automation Conference (DAC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://infoscience.epfl.ch/record/280966","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5023405941","display_name":"Luca Amar\u00f9","orcid":null},"institutions":[{"id":"https://openalex.org/I4210088951","display_name":"Synopsys (United States)","ror":"https://ror.org/013by2m91","country_code":"US","type":"company","lineage":["https://openalex.org/I4210088951"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Luca Amaru","raw_affiliation_strings":["Design Group, Synopsys Inc., Sunnyvale, California, USA"],"affiliations":[{"raw_affiliation_string":"Design Group, Synopsys Inc., Sunnyvale, California, USA","institution_ids":["https://openalex.org/I4210088951"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010444815","display_name":"Felipe S. Marranghello","orcid":"https://orcid.org/0000-0002-5368-6750"},"institutions":[{"id":"https://openalex.org/I4210088951","display_name":"Synopsys (United States)","ror":"https://ror.org/013by2m91","country_code":"US","type":"company","lineage":["https://openalex.org/I4210088951"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Felipe Marranghello","raw_affiliation_strings":["Design Group, Synopsys Inc., Sunnyvale, California, USA"],"affiliations":[{"raw_affiliation_string":"Design Group, Synopsys Inc., Sunnyvale, California, USA","institution_ids":["https://openalex.org/I4210088951"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033842260","display_name":"Eleonora Testa","orcid":"https://orcid.org/0000-0003-1114-8476"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Eleonora Testa","raw_affiliation_strings":["Integrated Systems Laboratory, EPFL, Lausanne, Switzerland"],"affiliations":[{"raw_affiliation_string":"Integrated Systems Laboratory, EPFL, Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5062594016","display_name":"Christopher Casares","orcid":null},"institutions":[{"id":"https://openalex.org/I4210088951","display_name":"Synopsys (United States)","ror":"https://ror.org/013by2m91","country_code":"US","type":"company","lineage":["https://openalex.org/I4210088951"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Christopher Casares","raw_affiliation_strings":["Design Group, Synopsys Inc., Sunnyvale, California, USA"],"affiliations":[{"raw_affiliation_string":"Design Group, Synopsys Inc., Sunnyvale, California, USA","institution_ids":["https://openalex.org/I4210088951"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5031641596","display_name":"Vinicius N. Possani","orcid":"https://orcid.org/0000-0003-4334-1174"},"institutions":[{"id":"https://openalex.org/I4210088951","display_name":"Synopsys (United States)","ror":"https://ror.org/013by2m91","country_code":"US","type":"company","lineage":["https://openalex.org/I4210088951"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Vinicius Possani","raw_affiliation_strings":["Design Group, Synopsys Inc., Sunnyvale, California, USA"],"affiliations":[{"raw_affiliation_string":"Design Group, Synopsys Inc., Sunnyvale, California, USA","institution_ids":["https://openalex.org/I4210088951"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5015217224","display_name":"Jiong Luo","orcid":"https://orcid.org/0009-0006-2158-5804"},"institutions":[{"id":"https://openalex.org/I4210088951","display_name":"Synopsys (United States)","ror":"https://ror.org/013by2m91","country_code":"US","type":"company","lineage":["https://openalex.org/I4210088951"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jiong Luo","raw_affiliation_strings":["Design Group, Synopsys Inc., Sunnyvale, California, USA"],"affiliations":[{"raw_affiliation_string":"Design Group, Synopsys Inc., Sunnyvale, California, USA","institution_ids":["https://openalex.org/I4210088951"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006756374","display_name":"Patrick Vuillod","orcid":null},"institutions":[{"id":"https://openalex.org/I4210088951","display_name":"Synopsys (United States)","ror":"https://ror.org/013by2m91","country_code":"US","type":"company","lineage":["https://openalex.org/I4210088951"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Patrick Vuillod","raw_affiliation_strings":["Design Group, Synopsys Inc., Sunnyvale, California, USA"],"affiliations":[{"raw_affiliation_string":"Design Group, Synopsys Inc., Sunnyvale, California, USA","institution_ids":["https://openalex.org/I4210088951"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110450560","display_name":"Alan Mishchenko","orcid":"https://orcid.org/0009-0004-1303-6261"},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Alan Mishchenko","raw_affiliation_strings":["Department of EECS, University of California, Berkeley, USA"],"affiliations":[{"raw_affiliation_string":"Department of EECS, University of California, Berkeley, USA","institution_ids":["https://openalex.org/I95457486"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5072927296","display_name":"Giovanni De Micheli","orcid":"https://orcid.org/0000-0002-7827-3215"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Giovanni De Micheli","raw_affiliation_strings":["Integrated Systems Laboratory, EPFL, Lausanne, Switzerland"],"affiliations":[{"raw_affiliation_string":"Integrated Systems Laboratory, EPFL, Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":9,"corresponding_author_ids":["https://openalex.org/A5023405941"],"corresponding_institution_ids":["https://openalex.org/I4210088951"],"apc_list":null,"apc_paid":null,"fwci":1.1552,"has_fulltext":false,"cited_by_count":15,"citation_normalized_percentile":{"value":0.77598722,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7481464147567749},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.7433538436889648},{"id":"https://openalex.org/keywords/merge","display_name":"Merge (version control)","score":0.6233934164047241},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5480138063430786},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5233860611915588},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5198750495910645},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5069730281829834},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.4359983801841736},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.4208875894546509},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.40012064576148987},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3900158405303955},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.23387563228607178},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.1924179494380951}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7481464147567749},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.7433538436889648},{"id":"https://openalex.org/C197129107","wikidata":"https://www.wikidata.org/wiki/Q1921621","display_name":"Merge (version control)","level":2,"score":0.6233934164047241},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5480138063430786},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5233860611915588},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5198750495910645},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5069730281829834},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.4359983801841736},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.4208875894546509},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.40012064576148987},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3900158405303955},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.23387563228607178},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.1924179494380951}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/dac18072.2020.9218691","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dac18072.2020.9218691","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 57th ACM/IEEE Design Automation Conference (DAC)","raw_type":"proceedings-article"},{"id":"pmh:oai:infoscience.epfl.ch:280966","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/280966","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://infoscience.epfl.ch/record/280966","raw_type":"Text"},{"id":"pmh:oai:infoscience.epfl.ch:285209","is_oa":true,"landing_page_url":"https://infoscience.epfl.ch/handle/20.500.14299/177557","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"conference proceedings"}],"best_oa_location":{"id":"pmh:oai:infoscience.epfl.ch:280966","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/280966","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://infoscience.epfl.ch/record/280966","raw_type":"Text"},"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.47999998927116394,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":27,"referenced_works":["https://openalex.org/W1612810659","https://openalex.org/W1931835055","https://openalex.org/W1976346464","https://openalex.org/W1993932586","https://openalex.org/W1998522266","https://openalex.org/W2028027538","https://openalex.org/W2058698066","https://openalex.org/W2060407451","https://openalex.org/W2095698047","https://openalex.org/W2101101130","https://openalex.org/W2126662120","https://openalex.org/W2137035823","https://openalex.org/W2140132043","https://openalex.org/W2152641842","https://openalex.org/W2163027960","https://openalex.org/W2403733443","https://openalex.org/W2757078730","https://openalex.org/W2775802728","https://openalex.org/W2805284819","https://openalex.org/W3151473321","https://openalex.org/W4231695381","https://openalex.org/W4237147851","https://openalex.org/W4243399171","https://openalex.org/W4246399691","https://openalex.org/W6636505876","https://openalex.org/W6665376055","https://openalex.org/W6712847267"],"related_works":["https://openalex.org/W2072840391","https://openalex.org/W818963952","https://openalex.org/W2039140951","https://openalex.org/W2157277696","https://openalex.org/W2018106661","https://openalex.org/W1939541994","https://openalex.org/W1851795671","https://openalex.org/W2125277664","https://openalex.org/W1591214607","https://openalex.org/W2206615353"],"abstract_inverted_index":{"SAT-sweeping":[0,29,53,85,129],"is":[1,30],"a":[2,49,57,133],"powerful":[3],"method":[4],"for":[5,72,92,118],"simplifying":[6],"logic":[7],"networks.":[8],"It":[9],"consists":[10],"of":[11,48,69,79,89,97,145],"merging":[12],"gates":[13],"that":[14],"are":[15],"proven":[16],"equivalent":[17],"(up":[18],"to":[19,60,116,127],"complementation)":[20],"by":[21],"running":[22],"simulation":[23],"and":[24,35,102,122,142,147],"SAT":[25],"solving":[26],"in":[27,32,87,132],"synergy.":[28],"used":[31],"both":[33],"verification":[34],"synthesis":[36,135],"applications":[37],"within":[38],"EDA.":[39],"In":[40],"this":[41],"paper,":[42],"we":[43],"focus":[44],"on":[45],"the":[46,67,76,80,84,95],"development":[47],"highly":[50],"efficient,":[51],"synthesis-oriented,":[52],"engine.":[54],"We":[55,82],"introduce":[56],"new":[58],"algorithm":[59],"guide":[61],"initial":[62],"simulation,":[63],"which":[64],"strongly":[65],"reduces":[66],"number":[68],"false":[70],"candidates":[71],"merge,":[73],"thus":[74],"increasing":[75],"computational":[77],"efficiency":[78],"sweeper.":[81],"revisit":[83],"flow":[86],"light":[88],"practical":[90],"considerations":[91],"synthesis,":[93],"with":[94,150],"aim":[96],"proving":[98],"all":[99],"valid":[100],"merges":[101],"ensuring":[103],"fast":[104],"execution.":[105],"Experimental":[106],"results":[107],"confirm":[108],"remarkable":[109],"speedup":[110],"deriving":[111],"from":[112],"our":[113,137],"methodology,":[114],"up":[115],"10\u00d7":[117],"large":[119],"combinational":[120],"networks,":[121],"better":[123],"QoR":[124],"as":[125],"compared":[126],"previous":[128],"implementation.":[130],"Embedded":[131],"commercial":[134],"flow,":[136],"proposes":[138],"SAT-sweeper":[139],"enables":[140],"area":[141],"power":[143],"savings":[144],"1.98%":[146],"1.81%,":[148],"respectively,":[149],"neutral":[151],"timing":[152],"at":[153],"negligible":[154],"runtime":[155],"overhead,":[156],"over":[157],"36":[158],"testcases.":[159]},"counts_by_year":[{"year":2025,"cited_by_count":8},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}