{"id":"https://openalex.org/W3092111355","doi":"https://doi.org/10.1109/dac18072.2020.9218667","title":"Routing Topology and Time-Division Multiplexing Co-Optimization for Multi-FPGA Systems","display_name":"Routing Topology and Time-Division Multiplexing Co-Optimization for Multi-FPGA Systems","publication_year":2020,"publication_date":"2020-07-01","ids":{"openalex":"https://openalex.org/W3092111355","doi":"https://doi.org/10.1109/dac18072.2020.9218667","mag":"3092111355"},"language":"en","primary_location":{"id":"doi:10.1109/dac18072.2020.9218667","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dac18072.2020.9218667","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 57th ACM/IEEE Design Automation Conference (DAC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5052239876","display_name":"Tung-Wei Lin","orcid":"https://orcid.org/0000-0003-2352-2867"},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Tung-Wei Lin","raw_affiliation_strings":["National Taiwan University,Department of Electrical Engineering,Taipei,Taiwan,10617","Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan"],"affiliations":[{"raw_affiliation_string":"National Taiwan University,Department of Electrical Engineering,Taipei,Taiwan,10617","institution_ids":["https://openalex.org/I16733864"]},{"raw_affiliation_string":"Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5049886932","display_name":"Wei-Chen Tai","orcid":"https://orcid.org/0000-0002-0974-9355"},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Wei-Chen Tai","raw_affiliation_strings":["National Taiwan University,Department of Electrical Engineering,Taipei,Taiwan,10617","Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan"],"affiliations":[{"raw_affiliation_string":"National Taiwan University,Department of Electrical Engineering,Taipei,Taiwan,10617","institution_ids":["https://openalex.org/I16733864"]},{"raw_affiliation_string":"Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5028856908","display_name":"Yu\u2010Cheng Lin","orcid":"https://orcid.org/0000-0001-6062-1325"},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yu-Cheng Lin","raw_affiliation_strings":["National Taiwan University,Graduate Institute of Electronics Engineering,Taipei,Taiwan,10617","Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan"],"affiliations":[{"raw_affiliation_string":"National Taiwan University,Graduate Institute of Electronics Engineering,Taipei,Taiwan,10617","institution_ids":["https://openalex.org/I16733864"]},{"raw_affiliation_string":"Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5031004106","display_name":"Iris Hui-Ru Jiang","orcid":"https://orcid.org/0000-0002-4554-3442"},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Iris Hui-Ru Jiang","raw_affiliation_strings":["National Taiwan University,Department of Electrical Engineering,Taipei,Taiwan,10617","Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan","Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan"],"affiliations":[{"raw_affiliation_string":"National Taiwan University,Department of Electrical Engineering,Taipei,Taiwan,10617","institution_ids":["https://openalex.org/I16733864"]},{"raw_affiliation_string":"Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]},{"raw_affiliation_string":"Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5052239876"],"corresponding_institution_ids":["https://openalex.org/I16733864"],"apc_list":null,"apc_paid":null,"fwci":0.5184,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.65471741,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/time-division-multiplexing","display_name":"Time-division multiplexing","score":0.7458657622337341},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.7144056558609009},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7015857100486755},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6529374122619629},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.632817268371582},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.6192052960395813},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.4964812397956848},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.4826691448688507},{"id":"https://openalex.org/keywords/lagrangian-relaxation","display_name":"Lagrangian relaxation","score":0.4641960859298706},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.31251198053359985},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2775391638278961},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.23983946442604065},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.1626463532447815},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.12093603610992432},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10727980732917786},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.07753852009773254}],"concepts":[{"id":"https://openalex.org/C50661577","wikidata":"https://www.wikidata.org/wiki/Q901831","display_name":"Time-division multiplexing","level":3,"score":0.7458657622337341},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.7144056558609009},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7015857100486755},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6529374122619629},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.632817268371582},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.6192052960395813},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.4964812397956848},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.4826691448688507},{"id":"https://openalex.org/C91765299","wikidata":"https://www.wikidata.org/wiki/Q3424292","display_name":"Lagrangian relaxation","level":2,"score":0.4641960859298706},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.31251198053359985},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2775391638278961},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.23983946442604065},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.1626463532447815},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.12093603610992432},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10727980732917786},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.07753852009773254}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dac18072.2020.9218667","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dac18072.2020.9218667","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 57th ACM/IEEE Design Automation Conference (DAC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":25,"referenced_works":["https://openalex.org/W212029","https://openalex.org/W32337268","https://openalex.org/W1535844088","https://openalex.org/W1965680834","https://openalex.org/W1975290397","https://openalex.org/W1990317614","https://openalex.org/W1992578807","https://openalex.org/W1993828091","https://openalex.org/W2000487042","https://openalex.org/W2084500359","https://openalex.org/W2144946856","https://openalex.org/W2148658001","https://openalex.org/W2169528473","https://openalex.org/W2275304190","https://openalex.org/W2401610261","https://openalex.org/W2494567255","https://openalex.org/W2558337280","https://openalex.org/W2772108940","https://openalex.org/W2789305180","https://openalex.org/W2789489838","https://openalex.org/W2793619867","https://openalex.org/W2899799513","https://openalex.org/W2964929543","https://openalex.org/W2974218441","https://openalex.org/W2997326160"],"related_works":["https://openalex.org/W431360389","https://openalex.org/W4318684556","https://openalex.org/W1998182654","https://openalex.org/W2258948885","https://openalex.org/W181065026","https://openalex.org/W2187051616","https://openalex.org/W2111804337","https://openalex.org/W4226230195","https://openalex.org/W1989617274","https://openalex.org/W1994274441"],"abstract_inverted_index":{"Time-division":[0],"multiplexing":[1,59],"(TDM)":[2],"is":[3,82],"widely":[4],"used":[5],"to":[6,18,44,120],"overcome":[7],"bandwidth":[8],"limitations":[9],"and":[10,57],"thus":[11],"enhances":[12],"routability":[13],"in":[14,24],"multi-FPGA":[15,62],"systems":[16],"due":[17],"the":[19,95,113,116],"shortage":[20],"of":[21,99,115],"I/O":[22],"pins":[23],"an":[25],"FPGA.":[26],"However,":[27],"multiplexed":[28],"signals":[29],"induce":[30],"significant":[31],"delays.":[32],"To":[33],"evaluate":[34],"timing":[35],"degradation,":[36],"nets":[37],"with":[38],"similar":[39],"criticalities":[40],"are":[41],"often":[42],"grouped":[43],"form":[45],"NetGroups.":[46],"In":[47],"this":[48],"paper,":[49],"we":[50],"propose":[51],"a":[52],"framework":[53,66],"concerning":[54],"routing":[55],"topology":[56],"time-division":[58],"co-optimization":[60],"for":[61],"systems.":[63],"The":[64],"proposed":[65],"first":[67],"generates":[68],"high-quality":[69],"topologies":[70],"considering":[71],"Net-Group":[72],"criticalities.":[73],"Then,":[74],"inspired":[75],"by":[76,85],"column":[77],"generation,":[78],"TDM":[79,106],"ratio":[80,107],"assignment":[81,108],"solved":[83],"optimally":[84],"Lagrangian":[86],"relaxation.":[87],"Experimental":[88],"results":[89,114],"show":[90],"that":[91],"our":[92,105],"approach":[93],"outperforms":[94],"top":[96,117],"three":[97,118],"entries":[98],"ICCAD":[100],"2019":[101],"CAD":[102],"Contest.":[103],"Moreover,":[104],"algorithm":[109],"can":[110],"further":[111],"improve":[112],"winners":[119],"almost":[121],"as":[122,124],"good":[123],"ours.":[125]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":3}],"updated_date":"2026-03-12T08:34:05.389933","created_date":"2025-10-10T00:00:00"}