{"id":"https://openalex.org/W3092000444","doi":"https://doi.org/10.1109/dac18072.2020.9218661","title":"ATUNs: Modular and Scalable Support for Atomic Operations in a Shared Memory Multiprocessor","display_name":"ATUNs: Modular and Scalable Support for Atomic Operations in a Shared Memory Multiprocessor","publication_year":2020,"publication_date":"2020-07-01","ids":{"openalex":"https://openalex.org/W3092000444","doi":"https://doi.org/10.1109/dac18072.2020.9218661","mag":"3092000444"},"language":"en","primary_location":{"id":"doi:10.1109/dac18072.2020.9218661","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dac18072.2020.9218661","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 57th ACM/IEEE Design Automation Conference (DAC)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5051253991","display_name":"Andreas Kurth","orcid":"https://orcid.org/0000-0001-5613-9544"},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Andreas Kurth","raw_affiliation_strings":["IIS, ETH Z\u00fcrich"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IIS, ETH Z\u00fcrich","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5025031387","display_name":"Samuel Riedel","orcid":"https://orcid.org/0000-0002-5772-6377"},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Samuel Riedel","raw_affiliation_strings":["IIS, ETH Z\u00fcrich"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IIS, ETH Z\u00fcrich","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058655278","display_name":"Florian Zaruba","orcid":"https://orcid.org/0000-0002-8194-6521"},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Florian Zaruba","raw_affiliation_strings":["IIS, ETH Z\u00fcrich"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IIS, ETH Z\u00fcrich","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5026990786","display_name":"Torsten Hoefler","orcid":"https://orcid.org/0000-0002-1333-9797"},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Torsten Hoefler","raw_affiliation_strings":["SPCL, ETH Z\u00fcrich"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"SPCL, ETH Z\u00fcrich","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5043408422","display_name":"Luca Benini","orcid":"https://orcid.org/0000-0001-8068-3806"},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]},{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["CH","IT"],"is_corresponding":false,"raw_author_name":"Luca Benini","raw_affiliation_strings":["DEI, University of Bologna","IIS, ETH Z\u00fcrich"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"DEI, University of Bologna","institution_ids":["https://openalex.org/I9360294"]},{"raw_affiliation_string":"IIS, ETH Z\u00fcrich","institution_ids":["https://openalex.org/I35440088"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.6762,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.63509085,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10772","display_name":"Distributed systems and fault tolerance","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7780665159225464},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.7467769980430603},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.7174921035766602},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.6058773994445801},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.4975457489490509},{"id":"https://openalex.org/keywords/scaling","display_name":"Scaling","score":0.4810643196105957},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.46410784125328064},{"id":"https://openalex.org/keywords/memory-hierarchy","display_name":"Memory hierarchy","score":0.4292515516281128},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.41636717319488525},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3792838454246521},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.23454174399375916},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.23162221908569336}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7780665159225464},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.7467769980430603},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.7174921035766602},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.6058773994445801},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.4975457489490509},{"id":"https://openalex.org/C99844830","wikidata":"https://www.wikidata.org/wiki/Q102441924","display_name":"Scaling","level":2,"score":0.4810643196105957},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.46410784125328064},{"id":"https://openalex.org/C2778100165","wikidata":"https://www.wikidata.org/wiki/Q1589327","display_name":"Memory hierarchy","level":3,"score":0.4292515516281128},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.41636717319488525},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3792838454246521},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.23454174399375916},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.23162221908569336},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/dac18072.2020.9218661","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dac18072.2020.9218661","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 57th ACM/IEEE Design Automation Conference (DAC)","raw_type":"proceedings-article"},{"id":"pmh:oai:cris.unibo.it:11585/795318","is_oa":false,"landing_page_url":"http://hdl.handle.net/11585/795318","pdf_url":null,"source":{"id":"https://openalex.org/S4306402579","display_name":"Archivio istituzionale della ricerca (Alma Mater Studiorum Universit\u00e0 di Bologna)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4210117483","host_organization_name":"Istituto di Ematologia di Bologna","host_organization_lineage":["https://openalex.org/I4210117483"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4300000071525574,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":25,"referenced_works":["https://openalex.org/W1555673550","https://openalex.org/W1606621385","https://openalex.org/W1983572666","https://openalex.org/W2007158453","https://openalex.org/W2038314712","https://openalex.org/W2079942837","https://openalex.org/W2088134616","https://openalex.org/W2140539511","https://openalex.org/W2140861996","https://openalex.org/W2161165475","https://openalex.org/W2176864362","https://openalex.org/W2187802606","https://openalex.org/W2269124978","https://openalex.org/W2295951005","https://openalex.org/W2333603443","https://openalex.org/W2613391629","https://openalex.org/W2796649226","https://openalex.org/W2797948543","https://openalex.org/W2898566692","https://openalex.org/W2920893842","https://openalex.org/W2936567838","https://openalex.org/W2963404897","https://openalex.org/W4230333905","https://openalex.org/W4250027548","https://openalex.org/W6680868788"],"related_works":["https://openalex.org/W2111241003","https://openalex.org/W2355315220","https://openalex.org/W4200391368","https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W1608572506","https://openalex.org/W146417067","https://openalex.org/W2084925448","https://openalex.org/W1975522091","https://openalex.org/W575672070"],"abstract_inverted_index":{"Atomic":[0],"operations":[1],"are":[2],"crucial":[3],"for":[4,48],"most":[5],"modern":[6],"parallel":[7],"and":[8,24,51,75,88],"concurrent":[9],"algorithms,":[10],"which":[11],"necessitates":[12],"their":[13],"optimized":[14],"implementation":[15],"in":[16,71,81,90],"highly-scalable":[17],"manycore":[18],"processors.":[19],"We":[20,62],"pro-pose":[21],"a":[22],"modular":[23],"efficient,":[25],"open-source":[26],"ATomic":[27],"UNit":[28],"(ATUN)":[29],"architecture":[30],"that":[31,77],"can":[32],"be":[33],"placed":[34],"flexibly":[35],"at":[36],"different":[37],"levels":[38],"of":[39,67],"the":[40,64,91],"memory":[41],"hierarchy.":[42],"ATUN":[43,69],"demonstrates":[44],"near-optimal":[45],"linear":[46],"scaling":[47],"various":[49],"synthetic":[50],"real-world":[52],"workloads":[53],"on":[54],"an":[55],"FPGA":[56],"prototype":[57],"with":[58],"32":[59],"RISC-V":[60],"cores.":[61],"characterize":[63],"hardware":[65],"complexity":[66],"our":[68],"design":[70],"22":[72],"nm":[73],"FDSOI":[74],"find":[76],"it":[78],"scales":[79],"linearly":[80],"area":[82],"(only":[83],"0.5":[84],"kGE":[85],"per":[86],"core)":[87],"logarithmically":[89],"critical":[92],"path.":[93]},"counts_by_year":[{"year":2025,"cited_by_count":3},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}