{"id":"https://openalex.org/W3092122249","doi":"https://doi.org/10.1109/dac18072.2020.9218621","title":"Closing the Design Loop: Bayesian Optimization Assisted Hierarchical Analog Layout Synthesis","display_name":"Closing the Design Loop: Bayesian Optimization Assisted Hierarchical Analog Layout Synthesis","publication_year":2020,"publication_date":"2020-07-01","ids":{"openalex":"https://openalex.org/W3092122249","doi":"https://doi.org/10.1109/dac18072.2020.9218621","mag":"3092122249"},"language":"en","primary_location":{"id":"doi:10.1109/dac18072.2020.9218621","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dac18072.2020.9218621","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 57th ACM/IEEE Design Automation Conference (DAC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100681150","display_name":"Mingjie Liu","orcid":"https://orcid.org/0000-0003-1953-1648"},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Mingjie Liu","raw_affiliation_strings":["ECE Department, The University of Texas at Austin, Austin, TX, USA"],"affiliations":[{"raw_affiliation_string":"ECE Department, The University of Texas at Austin, Austin, TX, USA","institution_ids":["https://openalex.org/I86519309"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5079056437","display_name":"Keren Zhu","orcid":"https://orcid.org/0000-0003-2698-141X"},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Keren Zhu","raw_affiliation_strings":["ECE Department, The University of Texas at Austin, Austin, TX, USA"],"affiliations":[{"raw_affiliation_string":"ECE Department, The University of Texas at Austin, Austin, TX, USA","institution_ids":["https://openalex.org/I86519309"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066653944","display_name":"Xiyuan Tang","orcid":"https://orcid.org/0000-0003-2181-9042"},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Xiyuan Tang","raw_affiliation_strings":["ECE Department, The University of Texas at Austin, Austin, TX, USA"],"affiliations":[{"raw_affiliation_string":"ECE Department, The University of Texas at Austin, Austin, TX, USA","institution_ids":["https://openalex.org/I86519309"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063480857","display_name":"Biying Xu","orcid":null},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Biying Xu","raw_affiliation_strings":["ECE Department, The University of Texas at Austin, Austin, TX, USA"],"affiliations":[{"raw_affiliation_string":"ECE Department, The University of Texas at Austin, Austin, TX, USA","institution_ids":["https://openalex.org/I86519309"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5035258088","display_name":"Wei Shi","orcid":"https://orcid.org/0000-0001-9106-1092"},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Wei Shi","raw_affiliation_strings":["ECE Department, The University of Texas at Austin, Austin, TX, USA"],"affiliations":[{"raw_affiliation_string":"ECE Department, The University of Texas at Austin, Austin, TX, USA","institution_ids":["https://openalex.org/I86519309"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070329670","display_name":"Nan Sun","orcid":"https://orcid.org/0000-0002-5536-8385"},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Nan Sun","raw_affiliation_strings":["ECE Department, The University of Texas at Austin, Austin, TX, USA"],"affiliations":[{"raw_affiliation_string":"ECE Department, The University of Texas at Austin, Austin, TX, USA","institution_ids":["https://openalex.org/I86519309"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5011883763","display_name":"David Z. Pan","orcid":"https://orcid.org/0000-0002-5705-2501"},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"David Z. Pan","raw_affiliation_strings":["ECE Department, The University of Texas at Austin, Austin, TX, USA"],"affiliations":[{"raw_affiliation_string":"ECE Department, The University of Texas at Austin, Austin, TX, USA","institution_ids":["https://openalex.org/I86519309"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":7,"corresponding_author_ids":["https://openalex.org/A5100681150"],"corresponding_institution_ids":["https://openalex.org/I86519309"],"apc_list":null,"apc_paid":null,"fwci":1.6439,"has_fulltext":false,"cited_by_count":24,"citation_normalized_percentile":{"value":0.84158506,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.996399998664856,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/schematic","display_name":"Schematic","score":0.6854088306427002},{"id":"https://openalex.org/keywords/integrated-circuit-layout","display_name":"Integrated circuit layout","score":0.610549807548523},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.608638346195221},{"id":"https://openalex.org/keywords/closing","display_name":"Closing (real estate)","score":0.6074819564819336},{"id":"https://openalex.org/keywords/bayesian-optimization","display_name":"Bayesian optimization","score":0.5505545139312744},{"id":"https://openalex.org/keywords/ic-layout-editor","display_name":"IC layout editor","score":0.47942155599594116},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.47372427582740784},{"id":"https://openalex.org/keywords/page-layout","display_name":"Page layout","score":0.46497511863708496},{"id":"https://openalex.org/keywords/distortion","display_name":"Distortion (music)","score":0.4602133333683014},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.41555720567703247},{"id":"https://openalex.org/keywords/design-layout-record","display_name":"Design layout record","score":0.41248786449432373},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.26558220386505127},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.1968238353729248},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.17746007442474365},{"id":"https://openalex.org/keywords/circuit-extraction","display_name":"Circuit extraction","score":0.1722312569618225},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.15625181794166565}],"concepts":[{"id":"https://openalex.org/C192328126","wikidata":"https://www.wikidata.org/wiki/Q4514647","display_name":"Schematic","level":2,"score":0.6854088306427002},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.610549807548523},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.608638346195221},{"id":"https://openalex.org/C2778775528","wikidata":"https://www.wikidata.org/wiki/Q5135432","display_name":"Closing (real estate)","level":2,"score":0.6074819564819336},{"id":"https://openalex.org/C2778049539","wikidata":"https://www.wikidata.org/wiki/Q17002908","display_name":"Bayesian optimization","level":2,"score":0.5505545139312744},{"id":"https://openalex.org/C5546195","wikidata":"https://www.wikidata.org/wiki/Q5969842","display_name":"IC layout editor","level":5,"score":0.47942155599594116},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.47372427582740784},{"id":"https://openalex.org/C188985296","wikidata":"https://www.wikidata.org/wiki/Q868954","display_name":"Page layout","level":2,"score":0.46497511863708496},{"id":"https://openalex.org/C126780896","wikidata":"https://www.wikidata.org/wiki/Q899871","display_name":"Distortion (music)","level":4,"score":0.4602133333683014},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.41555720567703247},{"id":"https://openalex.org/C179145894","wikidata":"https://www.wikidata.org/wiki/Q5264353","display_name":"Design layout record","level":5,"score":0.41248786449432373},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.26558220386505127},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.1968238353729248},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.17746007442474365},{"id":"https://openalex.org/C26490066","wikidata":"https://www.wikidata.org/wiki/Q17006835","display_name":"Circuit extraction","level":4,"score":0.1722312569618225},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.15625181794166565},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C112698675","wikidata":"https://www.wikidata.org/wiki/Q37038","display_name":"Advertising","level":1,"score":0.0},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.0},{"id":"https://openalex.org/C23572009","wikidata":"https://www.wikidata.org/wiki/Q964981","display_name":"Equivalent circuit","level":3,"score":0.0},{"id":"https://openalex.org/C144133560","wikidata":"https://www.wikidata.org/wiki/Q4830453","display_name":"Business","level":0,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C199539241","wikidata":"https://www.wikidata.org/wiki/Q7748","display_name":"Law","level":1,"score":0.0},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.0},{"id":"https://openalex.org/C17744445","wikidata":"https://www.wikidata.org/wiki/Q36442","display_name":"Political science","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dac18072.2020.9218621","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dac18072.2020.9218621","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 57th ACM/IEEE Design Automation Conference (DAC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":29,"referenced_works":["https://openalex.org/W1746819321","https://openalex.org/W2029959045","https://openalex.org/W2042341775","https://openalex.org/W2055606474","https://openalex.org/W2074346254","https://openalex.org/W2098907614","https://openalex.org/W2100776169","https://openalex.org/W2114912418","https://openalex.org/W2121545913","https://openalex.org/W2141776905","https://openalex.org/W2146519106","https://openalex.org/W2147059000","https://openalex.org/W2332691800","https://openalex.org/W2540189295","https://openalex.org/W2809500545","https://openalex.org/W2945221971","https://openalex.org/W2945689147","https://openalex.org/W2972908887","https://openalex.org/W2997579412","https://openalex.org/W2998328510","https://openalex.org/W3013793321","https://openalex.org/W4211049957","https://openalex.org/W4232735308","https://openalex.org/W4247888923","https://openalex.org/W4301091646","https://openalex.org/W4319215637","https://openalex.org/W6660803716","https://openalex.org/W6767831734","https://openalex.org/W6845059051"],"related_works":["https://openalex.org/W2091329789","https://openalex.org/W2357425846","https://openalex.org/W1873584906","https://openalex.org/W2595178692","https://openalex.org/W583900352","https://openalex.org/W2248366743","https://openalex.org/W2376028644","https://openalex.org/W1964352816","https://openalex.org/W2159618742","https://openalex.org/W2347826081"],"abstract_inverted_index":{"Existing":[0],"analog":[1,28,75],"layout":[2,10,29,43,50,71,89],"synthesis":[3,72],"tools":[4],"provide":[5],"little":[6],"guarantee":[7],"to":[8,95],"post":[9,49,88],"performance":[11,90],"and":[12,97],"have":[13],"limited":[14],"capabilities":[15],"of":[16,32,59,91],"handling":[17,33],"system-level":[18],"designs.":[19,35,77],"In":[20],"this":[21,62],"paper,":[22],"we":[23],"present":[24],"a":[25],"closed-loop":[26],"hierarchical":[27],"synthesizer,":[30],"capable":[31],"system":[34,38,76],"To":[36,56],"ensure":[37],"performance,":[39],"the":[40,57,64,105],"building":[41],"block":[42],"implementations":[44],"are":[45],"optimized":[46],"efficiently,":[47],"utilizing":[48],"simulations":[51],"with":[52,102],"multi-objective":[53],"Bayesian":[54],"optimization.":[55],"best":[58],"our":[60,81],"knowledge,":[61],"is":[63],"first":[65],"work":[66],"demonstrating":[67],"success":[68],"in":[69,93,104],"automated":[70],"on":[73],"generic":[74],"Experimental":[78],"results":[79],"show":[80],"synthesized":[82],"continuous-time":[83],"\u0394\u03a3":[84],"modulator":[85],"(CTDSM)":[86],"achieves":[87],"65.9dB":[92],"signal":[94],"noise":[96],"distortion":[98],"ratio":[99],"(SNDR),":[100],"compared":[101],"67.8dB":[103],"schematic":[106],"design.":[107]},"counts_by_year":[{"year":2025,"cited_by_count":6},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":7},{"year":2021,"cited_by_count":5},{"year":2020,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}