{"id":"https://openalex.org/W3092574066","doi":"https://doi.org/10.1109/dac18072.2020.9218619","title":"Via-based Redistribution Layer Routing for InFO Packages with Irregular Pad Structures","display_name":"Via-based Redistribution Layer Routing for InFO Packages with Irregular Pad Structures","publication_year":2020,"publication_date":"2020-07-01","ids":{"openalex":"https://openalex.org/W3092574066","doi":"https://doi.org/10.1109/dac18072.2020.9218619","mag":"3092574066"},"language":"en","primary_location":{"id":"doi:10.1109/dac18072.2020.9218619","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dac18072.2020.9218619","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 57th ACM/IEEE Design Automation Conference (DAC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5015140716","display_name":"Hsiang-Ting Wen","orcid":null},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Hsiang-Ting Wen","raw_affiliation_strings":["Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan"],"affiliations":[{"raw_affiliation_string":"Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103027800","display_name":"Yujie Cai","orcid":"https://orcid.org/0000-0003-2166-0748"},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yu-Jie Cai","raw_affiliation_strings":["Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan"],"affiliations":[{"raw_affiliation_string":"Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067093726","display_name":"Yang Hsu","orcid":null},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yang Hsu","raw_affiliation_strings":["Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan"],"affiliations":[{"raw_affiliation_string":"Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5018371636","display_name":"Yao\u2010Wen Chang","orcid":"https://orcid.org/0000-0002-0564-5719"},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yao-Wen Chang","raw_affiliation_strings":["Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan","Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]},{"raw_affiliation_string":"Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5015140716"],"corresponding_institution_ids":["https://openalex.org/I16733864"],"apc_list":null,"apc_paid":null,"fwci":0.822,"has_fulltext":false,"cited_by_count":14,"citation_normalized_percentile":{"value":0.72968122,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9927999973297119,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.7328092455863953},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.70970219373703},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.649215579032898},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.570671796798706},{"id":"https://openalex.org/keywords/robustness","display_name":"Robustness (evolution)","score":0.546518087387085},{"id":"https://openalex.org/keywords/placement","display_name":"Placement","score":0.5241898894309998},{"id":"https://openalex.org/keywords/network-routing","display_name":"Network routing","score":0.47321218252182007},{"id":"https://openalex.org/keywords/chip-scale-package","display_name":"Chip-scale package","score":0.45192664861679077},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.41034433245658875},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.3562183380126953},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3120335340499878},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.20052891969680786},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10653173923492432},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.08520302176475525}],"concepts":[{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.7328092455863953},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.70970219373703},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.649215579032898},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.570671796798706},{"id":"https://openalex.org/C63479239","wikidata":"https://www.wikidata.org/wiki/Q7353546","display_name":"Robustness (evolution)","level":3,"score":0.546518087387085},{"id":"https://openalex.org/C117690923","wikidata":"https://www.wikidata.org/wiki/Q1484784","display_name":"Placement","level":4,"score":0.5241898894309998},{"id":"https://openalex.org/C2983435990","wikidata":"https://www.wikidata.org/wiki/Q22725","display_name":"Network routing","level":3,"score":0.47321218252182007},{"id":"https://openalex.org/C126233035","wikidata":"https://www.wikidata.org/wiki/Q5101572","display_name":"Chip-scale package","level":3,"score":0.45192664861679077},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.41034433245658875},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.3562183380126953},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3120335340499878},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.20052891969680786},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10653173923492432},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.08520302176475525},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dac18072.2020.9218619","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dac18072.2020.9218619","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 57th ACM/IEEE Design Automation Conference (DAC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.4099999964237213,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1966766813","https://openalex.org/W1976033800","https://openalex.org/W2008232174","https://openalex.org/W2030047835","https://openalex.org/W2089175652","https://openalex.org/W2120532032","https://openalex.org/W2140411614","https://openalex.org/W2144672268","https://openalex.org/W2147776496","https://openalex.org/W2515277349","https://openalex.org/W2536308627","https://openalex.org/W2772456518","https://openalex.org/W3151294445"],"related_works":["https://openalex.org/W2132668926","https://openalex.org/W2155675690","https://openalex.org/W1964677779","https://openalex.org/W2398519252","https://openalex.org/W3002779172","https://openalex.org/W2129468521","https://openalex.org/W2110346573","https://openalex.org/W2391887037","https://openalex.org/W4280560843","https://openalex.org/W3195862770"],"abstract_inverted_index":{"The":[0],"integrated":[1],"fan-out":[2],"(InFO)":[3],"wafer-level":[4],"chip-scale":[5],"package":[6,28,143],"is":[7,29,100],"introduced":[8],"for":[9,34,48,56,104],"modern":[10,57],"system-in-package":[11],"designs":[12],"with":[13,67,127,144,181,204],"larger":[14],"I/O":[15],"counts":[16],"and":[17,40,207,215],"higher":[18],"interconnection":[19],"density.":[20],"A":[21],"redistribution":[22],"layer":[23,33,152],"(RDL)":[24],"in":[25],"an":[26,30,177,195],"InFO":[27,49,63,142],"extra":[31],"metal":[32],"inter-chip":[35,42,170],"connections.":[36],"To":[37,94],"achieve":[38],"flexible":[39,68,108],"compact":[41],"connections,":[43],"the":[44,74,119,124,132,138,213],"RDL":[45,105],"routing":[46,106,125,135],"problem":[47,55,126],"packages":[50],"has":[51],"become":[52],"a":[53,151,157,182],"crucial":[54],"electronic":[58],"designs.":[59],"In":[60,114],"advanced":[61],"high-density":[62],"packages,":[64],"multiple":[65],"RDLs":[66],"vias":[69,109],"are":[70],"often":[71],"adopted.":[72],"On":[73],"other":[75],"hand,":[76],"to":[77,91,122,165,186,201],"integrate":[78],"chips":[79],"of":[80,162,217],"different":[81],"technology":[82],"nodes":[83],"into":[84],"one":[85],"package,":[86],"irregular":[87,111,145,190],"pad":[88,112,129,146],"structures":[89],"need":[90],"be":[92],"considered.":[93],"our":[95,218],"best":[96],"knowledge,":[97],"however,":[98],"there":[99],"no":[101],"published":[102],"work":[103,121],"considering":[107],"or":[110],"structures.":[113,147,191],"this":[115],"paper,":[116],"we":[117,193],"present":[118],"first":[120,149],"handle":[123],"pre-assigned":[128],"pairs":[130],"(i.e.,":[131],"hardest":[133],"pre-assignment":[134],"problem)":[136],"on":[137,156],"via-based":[139],"multi-chip":[140],"multi-layer":[141],"We":[148,174],"propose":[150,176],"assignment":[153],"method":[154,185],"based":[155],"weighted":[158],"maximum":[159],"planar":[160],"subset":[161],"chords":[163],"algorithm":[164,200],"concurrently":[166],"route":[167],"as":[168,172],"many":[169],"nets":[171],"possible.":[173],"then":[175],"octagonal":[178],"tile":[179],"model":[180],"layout":[183,198],"partitioning":[184],"tackle":[187],"increasingly":[188],"popular":[189],"Finally,":[192],"develop":[194],"efficient":[196],"linear-programming-based":[197],"optimization":[199],"find":[202],"solutions":[203],"high-quality":[205],"wirelength":[206],"via":[208],"arrangements.":[209],"Experimental":[210],"results":[211],"demonstrate":[212],"effectiveness":[214],"robustness":[216],"algorithm.":[219]},"counts_by_year":[{"year":2025,"cited_by_count":5},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":4},{"year":2021,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}