{"id":"https://openalex.org/W3092250248","doi":"https://doi.org/10.1109/dac18072.2020.9218614","title":"Enhancing Thread-Level Parallelism in Asymmetric Multicores using Transparent Instruction Offloading","display_name":"Enhancing Thread-Level Parallelism in Asymmetric Multicores using Transparent Instruction Offloading","publication_year":2020,"publication_date":"2020-07-01","ids":{"openalex":"https://openalex.org/W3092250248","doi":"https://doi.org/10.1109/dac18072.2020.9218614","mag":"3092250248"},"language":"en","primary_location":{"id":"doi:10.1109/dac18072.2020.9218614","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dac18072.2020.9218614","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 57th ACM/IEEE Design Automation Conference (DAC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5019732035","display_name":"Jeckson Dellagostin Souza","orcid":"https://orcid.org/0000-0003-4242-893X"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]},{"id":"https://openalex.org/I126460647","display_name":"Universidade Federal do Rio Grande","ror":"https://ror.org/05hpfkn88","country_code":"BR","type":"education","lineage":["https://openalex.org/I126460647"]}],"countries":["BR"],"is_corresponding":true,"raw_author_name":"Jeckson Dellagostin Souza","raw_affiliation_strings":["Universidade Federal Do Rio Grande do Sul, Porto Alegre, Brazil"],"affiliations":[{"raw_affiliation_string":"Universidade Federal Do Rio Grande do Sul, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723","https://openalex.org/I126460647"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5027288437","display_name":"Madhavan Manivannan","orcid":"https://orcid.org/0000-0002-9783-8357"},"institutions":[{"id":"https://openalex.org/I66862912","display_name":"Chalmers University of Technology","ror":"https://ror.org/040wg7k59","country_code":"SE","type":"education","lineage":["https://openalex.org/I66862912"]}],"countries":["SE"],"is_corresponding":false,"raw_author_name":"Madhavan Manivannan","raw_affiliation_strings":["Chalmers University of Technology, Gothenburg, Sweden"],"affiliations":[{"raw_affiliation_string":"Chalmers University of Technology, Gothenburg, Sweden","institution_ids":["https://openalex.org/I66862912"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074518408","display_name":"Miquel Peric\u00e0s","orcid":"https://orcid.org/0000-0002-7583-6609"},"institutions":[{"id":"https://openalex.org/I66862912","display_name":"Chalmers University of Technology","ror":"https://ror.org/040wg7k59","country_code":"SE","type":"education","lineage":["https://openalex.org/I66862912"]}],"countries":["SE"],"is_corresponding":false,"raw_author_name":"Miquel Pericas","raw_affiliation_strings":["Chalmers University of Technology, Gothenburg, Sweden"],"affiliations":[{"raw_affiliation_string":"Chalmers University of Technology, Gothenburg, Sweden","institution_ids":["https://openalex.org/I66862912"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5078952423","display_name":"Antonio Carlos Schneider Beck","orcid":"https://orcid.org/0000-0002-4492-1747"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]},{"id":"https://openalex.org/I126460647","display_name":"Universidade Federal do Rio Grande","ror":"https://ror.org/05hpfkn88","country_code":"BR","type":"education","lineage":["https://openalex.org/I126460647"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Antonio Carlos Schneider Beck","raw_affiliation_strings":["Universidade Federal Do Rio Grande do Sul, Porto Alegre, Brazil"],"affiliations":[{"raw_affiliation_string":"Universidade Federal Do Rio Grande do Sul, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723","https://openalex.org/I126460647"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5019732035"],"corresponding_institution_ids":["https://openalex.org/I126460647","https://openalex.org/I130442723"],"apc_list":null,"apc_paid":null,"fwci":0.231,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.49172474,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.840154767036438},{"id":"https://openalex.org/keywords/simd","display_name":"SIMD","score":0.8060320615768433},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.7966861724853516},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.7167246341705322},{"id":"https://openalex.org/keywords/thread","display_name":"Thread (computing)","score":0.6874582767486572},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.6332986354827881},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.5822829604148865},{"id":"https://openalex.org/keywords/many-core","display_name":"Many core","score":0.46711644530296326},{"id":"https://openalex.org/keywords/parallelism","display_name":"Parallelism (grammar)","score":0.4501391351222992},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4275437593460083},{"id":"https://openalex.org/keywords/single-core","display_name":"Single-core","score":0.4111572802066803},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.32490837574005127},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.22234505414962769}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.840154767036438},{"id":"https://openalex.org/C150552126","wikidata":"https://www.wikidata.org/wiki/Q339387","display_name":"SIMD","level":2,"score":0.8060320615768433},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.7966861724853516},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.7167246341705322},{"id":"https://openalex.org/C138101251","wikidata":"https://www.wikidata.org/wiki/Q213092","display_name":"Thread (computing)","level":2,"score":0.6874582767486572},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.6332986354827881},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.5822829604148865},{"id":"https://openalex.org/C3020431745","wikidata":"https://www.wikidata.org/wiki/Q25325220","display_name":"Many core","level":2,"score":0.46711644530296326},{"id":"https://openalex.org/C2781172179","wikidata":"https://www.wikidata.org/wiki/Q853109","display_name":"Parallelism (grammar)","level":2,"score":0.4501391351222992},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4275437593460083},{"id":"https://openalex.org/C2780365336","wikidata":"https://www.wikidata.org/wiki/Q25047934","display_name":"Single-core","level":2,"score":0.4111572802066803},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.32490837574005127},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.22234505414962769}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/dac18072.2020.9218614","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dac18072.2020.9218614","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 57th ACM/IEEE Design Automation Conference (DAC)","raw_type":"proceedings-article"},{"id":"pmh:oai:research.chalmers.se:521439","is_oa":false,"landing_page_url":"https://research.chalmers.se/en/publication/521439","pdf_url":null,"source":{"id":"https://openalex.org/S4306402469","display_name":"Chalmers Research (Chalmers University of Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I66862912","host_organization_name":"Chalmers University of Technology","host_organization_lineage":["https://openalex.org/I66862912"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":""},{"id":"pmh:oai:research.chalmers.se:523626","is_oa":false,"landing_page_url":"https://research.chalmers.se/en/publication/d24409a5-1a9c-4019-9231-14f8cdc228d9","pdf_url":null,"source":{"id":"https://openalex.org/S4306402469","display_name":"Chalmers Research (Chalmers University of Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I66862912","host_organization_name":"Chalmers University of Technology","host_organization_lineage":["https://openalex.org/I66862912"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":""}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W35708471","https://openalex.org/W1974809793","https://openalex.org/W1974850644","https://openalex.org/W1980242590","https://openalex.org/W2022038016","https://openalex.org/W2029014329","https://openalex.org/W2079942837","https://openalex.org/W2105876415","https://openalex.org/W2112085716","https://openalex.org/W2118207772","https://openalex.org/W2128120785","https://openalex.org/W2147657366","https://openalex.org/W2150871235","https://openalex.org/W2159449877","https://openalex.org/W2167556016","https://openalex.org/W2170382128","https://openalex.org/W2615327419","https://openalex.org/W2896006352","https://openalex.org/W3008756550"],"related_works":["https://openalex.org/W2766828645","https://openalex.org/W2994245508","https://openalex.org/W4242172182","https://openalex.org/W2082875307","https://openalex.org/W4237780868","https://openalex.org/W4285302443","https://openalex.org/W4396938741","https://openalex.org/W2019451907","https://openalex.org/W2127594310","https://openalex.org/W2137845512"],"abstract_inverted_index":{"Asymmetric":[0],"multicore":[1],"architectures":[2],"(AMC)":[3],"with":[4],"single-ISA":[5],"can":[6],"accelerate":[7],"multi-threaded":[8],"applications":[9],"by":[10],"running":[11],"the":[12,16,20,51,54,61,68,79,86,116],"serial":[13],"region":[14,22],"on":[15,23],"big":[17,52,69],"core":[18,70],"and":[19,34,40,106],"parallel":[21,96],"multiple":[24],"small":[25,64,80],"cores.":[26,65,81],"In":[27],"such":[28,48,72],"architectures,":[29],"all":[30],"cores":[31],"implement":[32],"resource-expensive":[33],"application-specific":[35],"instruction":[36,73],"extensions":[37,49],"(e.g.,":[38],"SIMD":[39],"FP).":[41],"We":[42],"argue":[43],"that":[44,88],"instead":[45],"of":[46,63,115],"implementing":[47],"in":[50],"core,":[53],"resources":[55],"must":[56],"be":[57],"traded-off":[58],"to":[59,78,111,120],"increase":[60],"number":[62],"Furthermore,":[66],"when":[67],"requires":[71],"extensions,":[74],"we":[75],"offload":[76],"execution":[77],"This":[82],"design":[83],"mainly":[84],"leverages":[85],"observation":[87],"SIMD/FP":[89],"operations":[90],"are":[91],"more":[92],"frequently":[93],"executed":[94],"inside":[95],"regions.":[97],"The":[98],"proposed":[99],"AMC":[100,114],"provides":[101],"an":[102],"additional":[103],"1.76x":[104],"speedup":[105],"12.4%":[107],"energy":[108],"savings":[109],"compared":[110],"a":[112],"traditional":[113],"same":[117],"area":[118],"due":[119],"enhanced":[121],"thread-level":[122],"parallelism":[123],"(TLP)":[124],"exploitation.":[125]},"counts_by_year":[{"year":2022,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}