{"id":"https://openalex.org/W3092254747","doi":"https://doi.org/10.1109/dac18072.2020.9218519","title":"DECOY: DEflection-Driven HLS-Based Computation Partitioning for Obfuscating Intellectual PropertY","display_name":"DECOY: DEflection-Driven HLS-Based Computation Partitioning for Obfuscating Intellectual PropertY","publication_year":2020,"publication_date":"2020-07-01","ids":{"openalex":"https://openalex.org/W3092254747","doi":"https://doi.org/10.1109/dac18072.2020.9218519","mag":"3092254747"},"language":"en","primary_location":{"id":"doi:10.1109/dac18072.2020.9218519","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dac18072.2020.9218519","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 57th ACM/IEEE Design Automation Conference (DAC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5032819369","display_name":"Jianqi Chen","orcid":"https://orcid.org/0000-0003-0031-8417"},"institutions":[{"id":"https://openalex.org/I162577319","display_name":"The University of Texas at Dallas","ror":"https://ror.org/049emcs32","country_code":"US","type":"education","lineage":["https://openalex.org/I162577319"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Jianqi Chen","raw_affiliation_strings":["Department of Electrical and Computer Engineering, The University of Texas at Dallas, Richardson, TX, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, The University of Texas at Dallas, Richardson, TX, USA","institution_ids":["https://openalex.org/I162577319"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5080620167","display_name":"Monir Zaman","orcid":"https://orcid.org/0000-0001-8971-8649"},"institutions":[{"id":"https://openalex.org/I162577319","display_name":"The University of Texas at Dallas","ror":"https://ror.org/049emcs32","country_code":"US","type":"education","lineage":["https://openalex.org/I162577319"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Monir Zaman","raw_affiliation_strings":["Department of Electrical and Computer Engineering, The University of Texas at Dallas, Richardson, TX, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, The University of Texas at Dallas, Richardson, TX, USA","institution_ids":["https://openalex.org/I162577319"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078818440","display_name":"Yiorgos Makris","orcid":"https://orcid.org/0000-0002-4322-0068"},"institutions":[{"id":"https://openalex.org/I162577319","display_name":"The University of Texas at Dallas","ror":"https://ror.org/049emcs32","country_code":"US","type":"education","lineage":["https://openalex.org/I162577319"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yiorgos Makris","raw_affiliation_strings":["Department of Electrical and Computer Engineering, The University of Texas at Dallas, Richardson, TX, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, The University of Texas at Dallas, Richardson, TX, USA","institution_ids":["https://openalex.org/I162577319"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111967389","display_name":"R.D. Blanton","orcid":null},"institutions":[{"id":"https://openalex.org/I74973139","display_name":"Carnegie Mellon University","ror":"https://ror.org/05x2bcf33","country_code":"US","type":"education","lineage":["https://openalex.org/I74973139"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"R. D. Shawn Blanton","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Carnegie Mellon University, Pittsburgh, PA, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Carnegie Mellon University, Pittsburgh, PA, USA","institution_ids":["https://openalex.org/I74973139"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036312663","display_name":"Subhasish Mitra","orcid":"https://orcid.org/0000-0002-5572-5194"},"institutions":[{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"education","lineage":["https://openalex.org/I97018004"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Subhasish Mitra","raw_affiliation_strings":["Department of Electrical Engineering and Department of Computer Science, Stanford University, Stanford, CA, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Department of Computer Science, Stanford University, Stanford, CA, USA","institution_ids":["https://openalex.org/I97018004"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5064356970","display_name":"Benjamin Carri\u00f3n Sch\u00e4fer","orcid":"https://orcid.org/0000-0002-4755-6503"},"institutions":[{"id":"https://openalex.org/I162577319","display_name":"The University of Texas at Dallas","ror":"https://ror.org/049emcs32","country_code":"US","type":"education","lineage":["https://openalex.org/I162577319"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Benjamin Carrion Schafer","raw_affiliation_strings":["Department of Electrical and Computer Engineering, The University of Texas at Dallas, Richardson, TX, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, The University of Texas at Dallas, Richardson, TX, USA","institution_ids":["https://openalex.org/I162577319"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5032819369"],"corresponding_institution_ids":["https://openalex.org/I162577319"],"apc_list":null,"apc_paid":null,"fwci":4.3897,"has_fulltext":false,"cited_by_count":29,"citation_normalized_percentile":{"value":0.95397793,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":96,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9861999750137329,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9836999773979187,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.7382548451423645},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7276712656021118},{"id":"https://openalex.org/keywords/differentiator","display_name":"Differentiator","score":0.6285844445228577},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5905627012252808},{"id":"https://openalex.org/keywords/reverse-engineering","display_name":"Reverse engineering","score":0.5306813716888428},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5277009010314941},{"id":"https://openalex.org/keywords/programmer","display_name":"Programmer","score":0.5168231129646301},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.5153438448905945},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.5022988319396973},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.4255872964859009},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4061901271343231},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.33229580521583557},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.32032591104507446},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.12327408790588379},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.11376464366912842},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.11030173301696777},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.09645530581474304}],"concepts":[{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.7382548451423645},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7276712656021118},{"id":"https://openalex.org/C12112733","wikidata":"https://www.wikidata.org/wiki/Q2659948","display_name":"Differentiator","level":3,"score":0.6285844445228577},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5905627012252808},{"id":"https://openalex.org/C207850805","wikidata":"https://www.wikidata.org/wiki/Q269608","display_name":"Reverse engineering","level":2,"score":0.5306813716888428},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5277009010314941},{"id":"https://openalex.org/C2778514511","wikidata":"https://www.wikidata.org/wiki/Q1374194","display_name":"Programmer","level":2,"score":0.5168231129646301},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.5153438448905945},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.5022988319396973},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.4255872964859009},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4061901271343231},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.33229580521583557},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.32032591104507446},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.12327408790588379},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.11376464366912842},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.11030173301696777},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.09645530581474304},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dac18072.2020.9218519","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dac18072.2020.9218519","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 57th ACM/IEEE Design Automation Conference (DAC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1605991832","https://openalex.org/W1961025862","https://openalex.org/W1993830474","https://openalex.org/W2012725064","https://openalex.org/W2016889342","https://openalex.org/W2067937469","https://openalex.org/W2075942097","https://openalex.org/W2088455835","https://openalex.org/W2107922825","https://openalex.org/W2124954128","https://openalex.org/W2394517960","https://openalex.org/W2616325639","https://openalex.org/W2944647304","https://openalex.org/W2946105399","https://openalex.org/W2946336531","https://openalex.org/W2998465829"],"related_works":["https://openalex.org/W2371530940","https://openalex.org/W1560887869","https://openalex.org/W2029024449","https://openalex.org/W2109780951","https://openalex.org/W1994327371","https://openalex.org/W2999866270","https://openalex.org/W1641778210","https://openalex.org/W2171845075","https://openalex.org/W1777852485","https://openalex.org/W1582003487"],"abstract_inverted_index":{"Among":[0],"various":[1],"competing":[2],"designs":[3],"targeting":[4],"similar":[5],"functionality,":[6],"the":[7,34,50,92,110,126,150,155,168,172],"key":[8],"differentiator":[9],"typically":[10],"consists":[11],"of":[12,16,37,104,109,154,171],"a":[13,45,54,57,70,118,134],"small":[14],"amount":[15],"custom":[17],"Intellectual":[18],"Property":[19],"(IP).":[20],"To":[21],"protect":[22],"this":[23,41,76],"IP":[24],"from":[25],"reverse":[26],"engineering,":[27],"designers":[28],"need":[29],"effective":[30],"solutions":[31],"for":[32,48],"hiding":[33],"unique":[35,74,127,169],"aspects":[36],"their":[38],"implementations.":[39],"In":[40],"work,":[42],"we":[43],"introduce":[44],"general":[46],"framework":[47,132],"partitioning":[49,141],"computation":[51],"performed":[52,143],"by":[53],"design":[55],"into":[56],"part":[58,71],"whose":[59],"implementation":[60],"is":[61,73,142,157,174],"commonly":[62,151],"known":[63,107,152],"(and":[64],"encountered":[65],"across":[66],"many":[67],"designs),":[68],"and":[69,166],"which":[72,120],"to":[75,95,124],"design.":[77],"The":[78,102],"former":[79],"can":[80],"then":[81],"be":[82,96],"built":[83],"using":[84,98,133],"conventional":[85],"techniques":[86],"(including":[87],"untrusted":[88],"manufacturing":[89],"facilities)":[90],"while":[91],"latter":[93],"needs":[94],"protected":[97],"additional":[99],"obfuscation":[100],"techniques.":[101],"existence":[103],"several":[105],"other":[106],"implementations":[108],"(same":[111],"or":[112],"similar)":[113],"target":[114],"function":[115],"serves":[116],"as":[117,159],"decoy":[119],"deflects":[121],"efforts":[122],"seeking":[123],"reverse-engineer":[125],"implementation.":[128],"We":[129],"demonstrate":[130],"our":[131],"hardware":[135],"accelerator":[136,156,173],"case":[137],"study":[138],"where":[139],"(a)":[140],"through":[144],"High":[145],"Level":[146],"Synthesis":[147],"(HLS),":[148],"(b)":[149],"portion":[153,170],"implemented":[158,175],"an":[160,177],"Application":[161],"Specific":[162],"Integrated":[163],"Circuit":[164],"(ASIC),":[165],"(c)":[167],"on":[176],"embedded":[178],"Field-Programmable":[179],"Gate":[180],"Array":[181],"(eFPGA).":[182]},"counts_by_year":[{"year":2025,"cited_by_count":7},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":4},{"year":2022,"cited_by_count":7},{"year":2021,"cited_by_count":8}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}