{"id":"https://openalex.org/W3092098889","doi":"https://doi.org/10.1109/dac18072.2020.9218495","title":"MLParest: Machine Learning based Parasitic Estimation for Custom Circuit Design","display_name":"MLParest: Machine Learning based Parasitic Estimation for Custom Circuit Design","publication_year":2020,"publication_date":"2020-07-01","ids":{"openalex":"https://openalex.org/W3092098889","doi":"https://doi.org/10.1109/dac18072.2020.9218495","mag":"3092098889"},"language":"en","primary_location":{"id":"doi:10.1109/dac18072.2020.9218495","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dac18072.2020.9218495","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 57th ACM/IEEE Design Automation Conference (DAC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5023247141","display_name":"Brett A. Shook","orcid":"https://orcid.org/0000-0001-5740-2244"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Brett Shook","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5003507154","display_name":"Prateek Bhansali","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Prateek Bhansali","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110899319","display_name":"Chandramouli Kashyap","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Chandramouli Kashyap","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060010506","display_name":"Chirayu Amin","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Chirayu Amin","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5052840646","display_name":"S. Joshi","orcid":"https://orcid.org/0000-0001-7640-4050"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Siddhartha Joshi","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5023247141"],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":2.6011,"has_fulltext":false,"cited_by_count":40,"citation_normalized_percentile":{"value":0.90342262,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":95,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7351818084716797},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6697901487350464},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.6443911790847778},{"id":"https://openalex.org/keywords/design-layout-record","display_name":"Design layout record","score":0.601695716381073},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.4945468604564667},{"id":"https://openalex.org/keywords/estimation","display_name":"Estimation","score":0.48591652512550354},{"id":"https://openalex.org/keywords/circuit-extraction","display_name":"Circuit extraction","score":0.46993547677993774},{"id":"https://openalex.org/keywords/machine-learning","display_name":"Machine learning","score":0.46029719710350037},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.45286649465560913},{"id":"https://openalex.org/keywords/ic-layout-editor","display_name":"IC layout editor","score":0.44393494725227356},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.43595007061958313},{"id":"https://openalex.org/keywords/integrated-circuit-layout","display_name":"Integrated circuit layout","score":0.4203195571899414},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.4069899618625641},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3478977084159851},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.3426581025123596},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.33880120515823364},{"id":"https://openalex.org/keywords/equivalent-circuit","display_name":"Equivalent circuit","score":0.20849555730819702},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2065812647342682},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18463829159736633},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1220284104347229},{"id":"https://openalex.org/keywords/systems-engineering","display_name":"Systems engineering","score":0.10070466995239258},{"id":"https://openalex.org/keywords/database","display_name":"Database","score":0.08198446035385132}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7351818084716797},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6697901487350464},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.6443911790847778},{"id":"https://openalex.org/C179145894","wikidata":"https://www.wikidata.org/wiki/Q5264353","display_name":"Design layout record","level":5,"score":0.601695716381073},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.4945468604564667},{"id":"https://openalex.org/C96250715","wikidata":"https://www.wikidata.org/wiki/Q965330","display_name":"Estimation","level":2,"score":0.48591652512550354},{"id":"https://openalex.org/C26490066","wikidata":"https://www.wikidata.org/wiki/Q17006835","display_name":"Circuit extraction","level":4,"score":0.46993547677993774},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.46029719710350037},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.45286649465560913},{"id":"https://openalex.org/C5546195","wikidata":"https://www.wikidata.org/wiki/Q5969842","display_name":"IC layout editor","level":5,"score":0.44393494725227356},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.43595007061958313},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.4203195571899414},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.4069899618625641},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3478977084159851},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.3426581025123596},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.33880120515823364},{"id":"https://openalex.org/C23572009","wikidata":"https://www.wikidata.org/wiki/Q964981","display_name":"Equivalent circuit","level":3,"score":0.20849555730819702},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2065812647342682},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18463829159736633},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1220284104347229},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.10070466995239258},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.08198446035385132},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dac18072.2020.9218495","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dac18072.2020.9218495","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 57th ACM/IEEE Design Automation Conference (DAC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.6000000238418579}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1914826875","https://openalex.org/W1930624869","https://openalex.org/W1969203638","https://openalex.org/W2085261163","https://openalex.org/W2101234009","https://openalex.org/W2106369985","https://openalex.org/W2121495423","https://openalex.org/W2946795101","https://openalex.org/W3150176780","https://openalex.org/W4236728296","https://openalex.org/W6675354045"],"related_works":["https://openalex.org/W2091329789","https://openalex.org/W1605062719","https://openalex.org/W2376028644","https://openalex.org/W2044122268","https://openalex.org/W2102933388","https://openalex.org/W1964352816","https://openalex.org/W2070475173","https://openalex.org/W1994179998","https://openalex.org/W2304374807","https://openalex.org/W2036121598"],"abstract_inverted_index":{"A":[0],"novel":[1],"machine":[2,64,89],"learning":[3,65,90],"based":[4,66,91],"parasitic":[5,69,94],"estimation":[6,70,95],"(MLParest)":[7],"method":[8],"for":[9,32],"pre-layout":[10,21,51],"custom":[11],"circuit":[12,24],"design":[13,54],"is":[14,96],"presented.":[15],"It":[16],"reduces":[17],"the":[18,46,83],"error":[19],"between":[20,50],"and":[22,52,71],"post-layout":[23,53],"simulation":[25],"from":[26],"37%":[27],"to":[28,68],"8%":[29],"on":[30],"average":[31],"different":[33,79],"measurements":[34],"across":[35,78],"a":[36,63,72,88],"variety":[37],"of":[38,48,59,85,93],"analog":[39],"circuits.":[40],"MLParest":[41],"can":[42],"thus":[43],"greatly":[44],"reduce":[45],"number":[47],"iterations":[49],"phases.":[55],"The":[56],"key":[57],"contributions":[58],"this":[60],"work":[61],"are":[62],"approach":[67],"push-button":[73],"model":[74],"training":[75],"framework,":[76],"scalable":[77],"technology":[80],"nodes.":[81],"To":[82],"best":[84],"our":[86],"knowledge,":[87],"framework":[92],"an":[97],"industry":[98],"first.":[99]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":9},{"year":2024,"cited_by_count":5},{"year":2023,"cited_by_count":5},{"year":2022,"cited_by_count":10},{"year":2021,"cited_by_count":10}],"updated_date":"2026-05-30T09:04:40.226872","created_date":"2025-10-10T00:00:00"}