{"id":"https://openalex.org/W3092542069","doi":"https://doi.org/10.1109/dac18072.2020.9218489","title":"Invited: Software Defined Accelerators From Learning Tools Environment","display_name":"Invited: Software Defined Accelerators From Learning Tools Environment","publication_year":2020,"publication_date":"2020-07-01","ids":{"openalex":"https://openalex.org/W3092542069","doi":"https://doi.org/10.1109/dac18072.2020.9218489","mag":"3092542069"},"language":"en","primary_location":{"id":"doi:10.1109/dac18072.2020.9218489","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dac18072.2020.9218489","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 57th ACM/IEEE Design Automation Conference (DAC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5041853964","display_name":"Antonino Tumeo","orcid":"https://orcid.org/0000-0001-9452-120X"},"institutions":[{"id":"https://openalex.org/I142606810","display_name":"Pacific Northwest National Laboratory","ror":"https://ror.org/05h992307","country_code":"US","type":"facility","lineage":["https://openalex.org/I1325736334","https://openalex.org/I1330989302","https://openalex.org/I142606810","https://openalex.org/I39565521"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Antonino Tumeo","raw_affiliation_strings":["Pacific Northwest National Laboratory, Richland, WA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Pacific Northwest National Laboratory, Richland, WA, USA","institution_ids":["https://openalex.org/I142606810"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074554647","display_name":"Marco Minutoli","orcid":"https://orcid.org/0000-0002-4220-1420"},"institutions":[{"id":"https://openalex.org/I142606810","display_name":"Pacific Northwest National Laboratory","ror":"https://ror.org/05h992307","country_code":"US","type":"facility","lineage":["https://openalex.org/I1325736334","https://openalex.org/I1330989302","https://openalex.org/I142606810","https://openalex.org/I39565521"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Marco Minutoli","raw_affiliation_strings":["Pacific Northwest National Laboratory, Richland, WA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Pacific Northwest National Laboratory, Richland, WA, USA","institution_ids":["https://openalex.org/I142606810"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000893617","display_name":"Vito Giovanni Castellana","orcid":"https://orcid.org/0000-0003-3516-7903"},"institutions":[{"id":"https://openalex.org/I142606810","display_name":"Pacific Northwest National Laboratory","ror":"https://ror.org/05h992307","country_code":"US","type":"facility","lineage":["https://openalex.org/I1325736334","https://openalex.org/I1330989302","https://openalex.org/I142606810","https://openalex.org/I39565521"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Vito Giovanni Castellana","raw_affiliation_strings":["Pacific Northwest National Laboratory, Richland, WA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Pacific Northwest National Laboratory, Richland, WA, USA","institution_ids":["https://openalex.org/I142606810"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010169378","display_name":"Joseph Manzano","orcid":"https://orcid.org/0000-0002-6616-0125"},"institutions":[{"id":"https://openalex.org/I142606810","display_name":"Pacific Northwest National Laboratory","ror":"https://ror.org/05h992307","country_code":"US","type":"facility","lineage":["https://openalex.org/I1325736334","https://openalex.org/I1330989302","https://openalex.org/I142606810","https://openalex.org/I39565521"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Joseph Manzano","raw_affiliation_strings":["Pacific Northwest National Laboratory, Richland, WA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Pacific Northwest National Laboratory, Richland, WA, USA","institution_ids":["https://openalex.org/I142606810"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5019702659","display_name":"Vinay Amatya","orcid":null},"institutions":[{"id":"https://openalex.org/I142606810","display_name":"Pacific Northwest National Laboratory","ror":"https://ror.org/05h992307","country_code":"US","type":"facility","lineage":["https://openalex.org/I1325736334","https://openalex.org/I1330989302","https://openalex.org/I142606810","https://openalex.org/I39565521"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Vinay Amatya","raw_affiliation_strings":["Pacific Northwest National Laboratory, Richland, WA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Pacific Northwest National Laboratory, Richland, WA, USA","institution_ids":["https://openalex.org/I142606810"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5026496503","display_name":"David Brooks","orcid":"https://orcid.org/0000-0002-0662-7889"},"institutions":[{"id":"https://openalex.org/I2801851002","display_name":"Harvard University Press","ror":"https://ror.org/006v7bf86","country_code":"US","type":"other","lineage":["https://openalex.org/I136199984","https://openalex.org/I2801851002"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"David Brooks","raw_affiliation_strings":["Harvard University, Cambridge, MA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Harvard University, Cambridge, MA, USA","institution_ids":["https://openalex.org/I2801851002"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5043327132","display_name":"Gu-Yeon Wei","orcid":"https://orcid.org/0000-0001-5730-9904"},"institutions":[{"id":"https://openalex.org/I2801851002","display_name":"Harvard University Press","ror":"https://ror.org/006v7bf86","country_code":"US","type":"other","lineage":["https://openalex.org/I136199984","https://openalex.org/I2801851002"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Gu-Yeon Wei","raw_affiliation_strings":["Harvard University, Cambridge, MA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Harvard University, Cambridge, MA, USA","institution_ids":["https://openalex.org/I2801851002"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":7,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.4721,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.61727004,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9965000152587891,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8007709980010986},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6043594479560852},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.5924692749977112},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.5361940860748291},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.5284331440925598},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.5202785134315491},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.507323682308197},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.4627314805984497},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.4353146553039551},{"id":"https://openalex.org/keywords/macro","display_name":"Macro","score":0.412391722202301},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3646308481693268},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.26664677262306213},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.17402499914169312}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8007709980010986},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6043594479560852},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.5924692749977112},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.5361940860748291},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.5284331440925598},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.5202785134315491},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.507323682308197},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.4627314805984497},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.4353146553039551},{"id":"https://openalex.org/C166955791","wikidata":"https://www.wikidata.org/wiki/Q629579","display_name":"Macro","level":2,"score":0.412391722202301},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3646308481693268},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.26664677262306213},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.17402499914169312}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dac18072.2020.9218489","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dac18072.2020.9218489","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 57th ACM/IEEE Design Automation Conference (DAC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":25,"referenced_works":["https://openalex.org/W1971277377","https://openalex.org/W2000967104","https://openalex.org/W2012690664","https://openalex.org/W2016225969","https://openalex.org/W2016253598","https://openalex.org/W2061716691","https://openalex.org/W2136175700","https://openalex.org/W2154635391","https://openalex.org/W2155893237","https://openalex.org/W2171471042","https://openalex.org/W2261808795","https://openalex.org/W2442974303","https://openalex.org/W2534671040","https://openalex.org/W2562773490","https://openalex.org/W2780077279","https://openalex.org/W2787513823","https://openalex.org/W2798341898","https://openalex.org/W2906043559","https://openalex.org/W3007772124","https://openalex.org/W3151598812","https://openalex.org/W4239995906","https://openalex.org/W4242577057","https://openalex.org/W6748408460","https://openalex.org/W6751109714","https://openalex.org/W6774508117"],"related_works":["https://openalex.org/W4281926497","https://openalex.org/W2125855853","https://openalex.org/W2427933582","https://openalex.org/W4245652312","https://openalex.org/W2269990635","https://openalex.org/W2005854230","https://openalex.org/W4312985392","https://openalex.org/W4283730710","https://openalex.org/W2042762783","https://openalex.org/W2531450434"],"abstract_inverted_index":{"Next":[0],"generation":[1],"systems,":[2],"such":[3],"as":[4],"edge":[5],"devices,":[6],"will":[7,109,148],"need":[8],"to":[9,38,42,151],"provide":[10],"efficient":[11],"processing":[12],"of":[13,32,47,73],"machine":[14],"learning":[15],"(ML)":[16],"algorithms":[17],"along":[18,157],"several":[19],"metrics,":[20],"including":[21],"energy,":[22],"performance,":[23],"area,":[24],"and":[25,64,67,125,131],"latency.":[26],"However,":[27],"the":[28,50,74,82],"quickly":[29,152],"evolving":[30],"field":[31],"ML":[33,96,100],"makes":[34],"it":[35],"extremely":[36],"difficult":[37],"generate":[39],"accelerators":[40,54],"able":[41,150],"support":[43],"a":[44,140],"wide":[45],"variety":[46],"algorithms.":[48],"At":[49],"same":[51],"time,":[52],"designing":[53],"in":[55,134],"hardware":[56,155],"description":[57],"languages":[58],"(HDLs)":[59],"by":[60,113],"hand":[61],"is":[62],"hard":[63],"time":[65],"consuming,":[66],"does":[68],"not":[69],"allow":[70],"quick":[71],"exploration":[72,145],"design":[75,143],"space.":[76],"In":[77],"this":[78],"paper":[79],"we":[80],"present":[81],"Software":[83],"Defined":[84],"Accelerators":[85],"From":[86],"Learning":[87],"Tools":[88],"Environment":[89],"(SODALITE),":[90],"an":[91,135],"automated":[92],"open":[93],"source":[94],"high-level":[95,120],"framework-to-verilog":[97],"compiler":[98],"targeting":[99],"Application-Specific":[101],"Integrated":[102],"Circuits":[103],"(ASICs)":[104],"chiplets.":[105],"The":[106],"SODALITE":[107],"approach":[108],"implement":[110],"optimal":[111],"designs":[112,156],"seamlessly":[114],"combining":[115],"custom":[116],"components":[117],"generated":[118],"through":[119],"synthesis":[121],"(HLS)":[122],"with":[123],"templated":[124],"fully":[126],"tunable":[127],"Intellectual":[128],"Properties":[129],"(IPs)":[130],"macros,":[132],"integrated":[133],"extendable":[136],"resource":[137],"library.":[138],"Through":[139],"closed":[141],"loop":[142],"space":[144],"engine,":[146],"developers":[147],"be":[149],"explore":[153],"their":[154],"different":[158],"dimensions.":[159]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}