{"id":"https://openalex.org/W2045626234","doi":"https://doi.org/10.1109/csndsp.2014.6923951","title":"A low power DLL based clock multiplier for multistandard wireless smart grid communication","display_name":"A low power DLL based clock multiplier for multistandard wireless smart grid communication","publication_year":2014,"publication_date":"2014-07-01","ids":{"openalex":"https://openalex.org/W2045626234","doi":"https://doi.org/10.1109/csndsp.2014.6923951","mag":"2045626234"},"language":"en","primary_location":{"id":"doi:10.1109/csndsp.2014.6923951","is_oa":false,"landing_page_url":"https://doi.org/10.1109/csndsp.2014.6923951","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 9th International Symposium on Communication Systems, Networks &amp; Digital Sign (CSNDSP)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5041847586","display_name":"Aytac Atac","orcid":null},"institutions":[{"id":"https://openalex.org/I887968799","display_name":"RWTH Aachen University","ror":"https://ror.org/04xfq0f34","country_code":"DE","type":"education","lineage":["https://openalex.org/I887968799"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Aytac Atac","raw_affiliation_strings":["Chair of Integrated Analog Circuits and RF Systems, RWTH Aachen University, Aachen, Germany","[Chair of Integrated Analog Circuits and RF Systems, RWTH Aachen University Sommerfeldstrasse 24, D-52074 Aachen, Germany]"],"affiliations":[{"raw_affiliation_string":"Chair of Integrated Analog Circuits and RF Systems, RWTH Aachen University, Aachen, Germany","institution_ids":["https://openalex.org/I887968799"]},{"raw_affiliation_string":"[Chair of Integrated Analog Circuits and RF Systems, RWTH Aachen University Sommerfeldstrasse 24, D-52074 Aachen, Germany]","institution_ids":["https://openalex.org/I887968799"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033528054","display_name":"Ralf Wunderlich","orcid":"https://orcid.org/0000-0001-5841-6293"},"institutions":[{"id":"https://openalex.org/I887968799","display_name":"RWTH Aachen University","ror":"https://ror.org/04xfq0f34","country_code":"DE","type":"education","lineage":["https://openalex.org/I887968799"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Ralf Wunderlich","raw_affiliation_strings":["Chair of Integrated Analog Circuits and RF Systems, RWTH Aachen University, Aachen, Germany","[Chair of Integrated Analog Circuits and RF Systems, RWTH Aachen University Sommerfeldstrasse 24, D-52074 Aachen, Germany]"],"affiliations":[{"raw_affiliation_string":"Chair of Integrated Analog Circuits and RF Systems, RWTH Aachen University, Aachen, Germany","institution_ids":["https://openalex.org/I887968799"]},{"raw_affiliation_string":"[Chair of Integrated Analog Circuits and RF Systems, RWTH Aachen University Sommerfeldstrasse 24, D-52074 Aachen, Germany]","institution_ids":["https://openalex.org/I887968799"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5039003474","display_name":"Stefan Heinen","orcid":"https://orcid.org/0009-0001-7568-8116"},"institutions":[{"id":"https://openalex.org/I887968799","display_name":"RWTH Aachen University","ror":"https://ror.org/04xfq0f34","country_code":"DE","type":"education","lineage":["https://openalex.org/I887968799"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Stefan Heinen","raw_affiliation_strings":["Chair of Integrated Analog Circuits and RF Systems, RWTH Aachen University, Aachen, Germany","[Chair of Integrated Analog Circuits and RF Systems, RWTH Aachen University Sommerfeldstrasse 24, D-52074 Aachen, Germany]"],"affiliations":[{"raw_affiliation_string":"Chair of Integrated Analog Circuits and RF Systems, RWTH Aachen University, Aachen, Germany","institution_ids":["https://openalex.org/I887968799"]},{"raw_affiliation_string":"[Chair of Integrated Analog Circuits and RF Systems, RWTH Aachen University Sommerfeldstrasse 24, D-52074 Aachen, Germany]","institution_ids":["https://openalex.org/I887968799"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5041847586"],"corresponding_institution_ids":["https://openalex.org/I887968799"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.09691097,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"874","last_page":"877"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cpu-multiplier","display_name":"CPU multiplier","score":0.7518574595451355},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6387811303138733},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5890359878540039},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5666560530662537},{"id":"https://openalex.org/keywords/dbc","display_name":"dBc","score":0.5651407837867737},{"id":"https://openalex.org/keywords/transceiver","display_name":"Transceiver","score":0.5064629316329956},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.5047346353530884},{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.4922610819339752},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.45384615659713745},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.4486624002456665},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.42423075437545776},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.34289294481277466},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.33136671781539917},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3237900733947754},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.3027943968772888},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.2804889678955078},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.2001563012599945}],"concepts":[{"id":"https://openalex.org/C125576049","wikidata":"https://www.wikidata.org/wiki/Q2246273","display_name":"CPU multiplier","level":5,"score":0.7518574595451355},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6387811303138733},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5890359878540039},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5666560530662537},{"id":"https://openalex.org/C193523891","wikidata":"https://www.wikidata.org/wiki/Q1771950","display_name":"dBc","level":3,"score":0.5651407837867737},{"id":"https://openalex.org/C7720470","wikidata":"https://www.wikidata.org/wiki/Q954187","display_name":"Transceiver","level":3,"score":0.5064629316329956},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.5047346353530884},{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.4922610819339752},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.45384615659713745},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.4486624002456665},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.42423075437545776},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.34289294481277466},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.33136671781539917},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3237900733947754},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.3027943968772888},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.2804889678955078},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.2001563012599945},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/csndsp.2014.6923951","is_oa":false,"landing_page_url":"https://doi.org/10.1109/csndsp.2014.6923951","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 9th International Symposium on Communication Systems, Networks &amp; Digital Sign (CSNDSP)","raw_type":"proceedings-article"},{"id":"pmh:oai:publications.rwth-aachen.de:463106","is_oa":false,"landing_page_url":"https://publications.rwth-aachen.de/search?p=id:%22RWTH-2015-00869%22","pdf_url":null,"source":{"id":"https://openalex.org/S4306401362","display_name":"RWTH Publications (RWTH Aachen)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I887968799","host_organization_name":"RWTH Aachen University","host_organization_lineage":["https://openalex.org/I887968799"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"9th International Symposium on Communication Systems, Networks & Digital Signal Processing (CSNDSP), 2014 : 23 - 25 July 2014, Manchester, United Kingdom<br/>Communication Systems, Networks and Digital Signal Processing CSNDSP 2014, CSNDSP, Manchester, UK, 2014-07-23 - 2014-07-25","raw_type":"info:eu-repo/semantics/publishedVersion"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8100000023841858,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320321114","display_name":"Bundesministerium f\u00fcr Bildung und Forschung","ror":"https://ror.org/04pz7b180"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W41280380","https://openalex.org/W1981756148","https://openalex.org/W1990556885","https://openalex.org/W2107862552","https://openalex.org/W2138711381","https://openalex.org/W2148990275","https://openalex.org/W2541606260"],"related_works":["https://openalex.org/W2088914741","https://openalex.org/W4247180033","https://openalex.org/W2559451387","https://openalex.org/W2040807843","https://openalex.org/W3006003651","https://openalex.org/W4249038728","https://openalex.org/W2495024767","https://openalex.org/W1999924508","https://openalex.org/W2981406251","https://openalex.org/W2617666058"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,20,87],"low":[4],"power":[5],"clock":[6,33,44,62,68],"multiplier":[7,45,69],"circuit":[8,16,46],"to":[9,29,52],"be":[10,27,53],"used":[11,28,54],"in":[12,55],"multistandard":[13,50],"transceivers.":[14],"The":[15,42,91],"is":[17,47],"based":[18],"on":[19],"delay":[21],"locked":[22],"loop":[23],"(DLL)":[24],"and":[25],"can":[26],"multiply":[30],"the":[31,67],"input":[32,61],"reference":[34,63],"by":[35,101],"2,":[36],"3,":[37],"4":[38],"5":[39],"or":[40],"6.":[41],"offered":[43],"targetted":[48],"for":[49],"System-on-Chip's":[51],"smart":[56],"grid":[57],"communication.":[58],"For":[59],"an":[60,71],"of":[64,75],"32":[65],"MHz,":[66],"achieves":[70],"output":[72],"phase":[73],"noise":[74],"-144":[76],"dBC/\u221aHz":[77],"at":[78],"100":[79],"KHz":[80],"offset":[81],"while":[82],"consuming":[83],"500":[84],"\u03bcA":[85],"from":[86],"1.2":[88],"V":[89],"supply.":[90],"achieved":[92],"performance":[93],"results":[94],"are":[95],"given":[96],"after":[97],"post":[98],"layout":[99],"simulations":[100],"using":[102],"UMC":[103],"130nm":[104],"CMOS":[105],"technology.":[106]},"counts_by_year":[],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}