{"id":"https://openalex.org/W3160289544","doi":"https://doi.org/10.1109/csicc52343.2021.9420598","title":"FT-LFSR: A Fault Tolerant Architecture for Linear Feedback Shift Registers","display_name":"FT-LFSR: A Fault Tolerant Architecture for Linear Feedback Shift Registers","publication_year":2021,"publication_date":"2021-03-03","ids":{"openalex":"https://openalex.org/W3160289544","doi":"https://doi.org/10.1109/csicc52343.2021.9420598","mag":"3160289544"},"language":"en","primary_location":{"id":"doi:10.1109/csicc52343.2021.9420598","is_oa":false,"landing_page_url":"https://doi.org/10.1109/csicc52343.2021.9420598","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 26th International Computer Conference, Computer Society of Iran (CSICC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5053321766","display_name":"Mohammad Zaree","orcid":null},"institutions":[{"id":"https://openalex.org/I166459259","display_name":"Shiraz University","ror":"https://ror.org/028qtbk54","country_code":"IR","type":"education","lineage":["https://openalex.org/I166459259"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Mohammad Zaree","raw_affiliation_strings":["Shiraz University,School of Electrical and Computer Engineering,Shiraz,Iran","School of Electrical and Computer Engineering, Shiraz University, Shiraz, Iran"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Shiraz University,School of Electrical and Computer Engineering,Shiraz,Iran","institution_ids":["https://openalex.org/I166459259"]},{"raw_affiliation_string":"School of Electrical and Computer Engineering, Shiraz University, Shiraz, Iran","institution_ids":["https://openalex.org/I166459259"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5078040742","display_name":"Mohsen Raji","orcid":"https://orcid.org/0000-0001-7113-5197"},"institutions":[{"id":"https://openalex.org/I166459259","display_name":"Shiraz University","ror":"https://ror.org/028qtbk54","country_code":"IR","type":"education","lineage":["https://openalex.org/I166459259"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Mohsen Raji","raw_affiliation_strings":["Shiraz University,School of Electrical and Computer Engineering,Shiraz,Iran","School of Electrical and Computer Engineering, Shiraz University, Shiraz, Iran"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Shiraz University,School of Electrical and Computer Engineering,Shiraz,Iran","institution_ids":["https://openalex.org/I166459259"]},{"raw_affiliation_string":"School of Electrical and Computer Engineering, Shiraz University, Shiraz, Iran","institution_ids":["https://openalex.org/I166459259"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I166459259"],"apc_list":null,"apc_paid":null,"fwci":0.9078,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.70761552,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/redundancy","display_name":"Redundancy (engineering)","score":0.7955160737037659},{"id":"https://openalex.org/keywords/linear-feedback-shift-register","display_name":"Linear feedback shift register","score":0.7155857086181641},{"id":"https://openalex.org/keywords/fault-tolerance","display_name":"Fault tolerance","score":0.6285234093666077},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5913416147232056},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.5526420474052429},{"id":"https://openalex.org/keywords/shift-register","display_name":"Shift register","score":0.5076435804367065},{"id":"https://openalex.org/keywords/triple-modular-redundancy","display_name":"Triple modular redundancy","score":0.4825003147125244},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.46098360419273376},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.4122757017612457},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.38301077485084534},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.37175852060317993},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.2541009783744812},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21669158339500427},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.11979392170906067}],"concepts":[{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.7955160737037659},{"id":"https://openalex.org/C159862308","wikidata":"https://www.wikidata.org/wiki/Q681101","display_name":"Linear feedback shift register","level":4,"score":0.7155857086181641},{"id":"https://openalex.org/C63540848","wikidata":"https://www.wikidata.org/wiki/Q3140932","display_name":"Fault tolerance","level":2,"score":0.6285234093666077},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5913416147232056},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.5526420474052429},{"id":"https://openalex.org/C49654631","wikidata":"https://www.wikidata.org/wiki/Q746165","display_name":"Shift register","level":3,"score":0.5076435804367065},{"id":"https://openalex.org/C196371267","wikidata":"https://www.wikidata.org/wiki/Q3998979","display_name":"Triple modular redundancy","level":3,"score":0.4825003147125244},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.46098360419273376},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.4122757017612457},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.38301077485084534},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.37175852060317993},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.2541009783744812},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21669158339500427},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.11979392170906067},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/csicc52343.2021.9420598","is_oa":false,"landing_page_url":"https://doi.org/10.1109/csicc52343.2021.9420598","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 26th International Computer Conference, Computer Society of Iran (CSICC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1554885925","https://openalex.org/W1583056432","https://openalex.org/W1633956032","https://openalex.org/W1820718138","https://openalex.org/W2057734842","https://openalex.org/W2060553380","https://openalex.org/W2108967709","https://openalex.org/W2114270792","https://openalex.org/W2117498363","https://openalex.org/W2142840816","https://openalex.org/W2149851065","https://openalex.org/W2171050365","https://openalex.org/W2379517966","https://openalex.org/W2993768231","https://openalex.org/W6709857385"],"related_works":["https://openalex.org/W1991602179","https://openalex.org/W2623444083","https://openalex.org/W75082849","https://openalex.org/W3157572643","https://openalex.org/W2391979783","https://openalex.org/W2375911758","https://openalex.org/W2000379092","https://openalex.org/W3093740217","https://openalex.org/W2119351822","https://openalex.org/W2340052325"],"abstract_inverted_index":{"Linear":[0],"Feedback":[1],"Shift":[2],"Registers":[3],"(LFSR)":[4],"are":[5,77],"extensively":[6],"used":[7],"in":[8,46,51,71,132,158],"variety":[9],"of":[10,25,43,75,91,123,134,136,165],"applications":[11,31],"such":[12],"as":[13,67,130],"Built-In-Self-Test":[14],"circuits":[15],"or":[16],"Pseudo":[17],"Random":[18],"Number":[19],"Generators.":[20],"Hence,":[21],"fault":[22,37,49,61,126],"tolerant":[23,38,62,127],"design":[24],"LFSR":[26,65],"is":[27,69,107,117,148],"essential":[28],"for":[29,64,102],"the":[30,52,73,82,104,121,124,139,146],"with":[32,97],"high":[33],"reliability":[34],"demands.":[35],"Traditional":[36],"LFSRs":[39],"include":[40],"large":[41],"number":[42,74,135],"Single-Point-of-Failures":[44],"(SPoFs)":[45],"which":[47,72],"any":[48],"results":[50,143],"whole":[53],"system":[54],"failure.":[55],"In":[56,109],"this":[57,86],"paper,":[58],"a":[59,88,111],"new":[60],"architecture":[63],"(named":[66],"FT-LFSR)":[68,131],"proposed":[70],"SPoFs":[76,137,161],"significantly":[78],"reduced":[79],"compared":[80],"to":[81,119,150],"previous":[83],"ones.":[84],"To":[85],"end,":[87],"modified":[89],"version":[90],"Triple":[92],"Modular":[93],"Redundancy":[94],"(TMR)":[95],"empowered":[96],"some":[98],"extra":[99],"controlling":[100],"units":[101],"identifying":[103],"operational":[105],"module":[106],"used.":[108],"addition,":[110],"novel":[112],"metric":[113],"called":[114],"Reliability-Area-Factor":[115],"(RAF)":[116],"introduced":[118],"evaluate":[120],"efficacy":[122],"redundancy-based":[125],"techniques":[128],"(such":[129],"terms":[133],"and":[138,154,162],"area":[140],"overhead.":[141],"Experimental":[142],"show":[144],"that,":[145],"FT-LFSR":[147],"resilient":[149],"all":[151],"single":[152],"transient":[153],"permanent":[155],"faults":[156],"except":[157],"its":[159],"limited":[160],"many":[163],"patterns":[164],"multiple":[166],"faults.":[167]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":2},{"year":2022,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}