{"id":"https://openalex.org/W2153507087","doi":"https://doi.org/10.1109/cscwd.2010.5471886","title":"An architecture-aware routing optimization via satisfiabilty for hierarchical FPGA","display_name":"An architecture-aware routing optimization via satisfiabilty for hierarchical FPGA","publication_year":2010,"publication_date":"2010-04-01","ids":{"openalex":"https://openalex.org/W2153507087","doi":"https://doi.org/10.1109/cscwd.2010.5471886","mag":"2153507087"},"language":"en","primary_location":{"id":"doi:10.1109/cscwd.2010.5471886","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cscwd.2010.5471886","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"The 2010 14th International Conference on Computer Supported Cooperative Work in Design","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103205239","display_name":"Limin Zhu","orcid":"https://orcid.org/0000-0003-3194-6731"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Limin Zhu","raw_affiliation_strings":["Department of Computer Science & Technology, Tsinghua University, Beijing, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science & Technology, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101929509","display_name":"Qiang Zhou","orcid":"https://orcid.org/0000-0003-1348-8861"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Qiang Zhou","raw_affiliation_strings":["Department of Computer Science & Technology, Tsinghua University, Beijing, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science & Technology, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100894724","display_name":"Yici Cai","orcid":null},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yici Cai","raw_affiliation_strings":["Department of Computer Science & Technology, Tsinghua University, Beijing, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science & Technology, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5034755987","display_name":"Jinian Bian","orcid":"https://orcid.org/0000-0002-4322-1503"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jinian Bian","raw_affiliation_strings":["Department of Computer Science & Technology, Tsinghua University, Beijing, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science & Technology, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I99065089"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.27262031,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"48","issue":null,"first_page":"701","last_page":"706"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7718830108642578},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.6986494064331055},{"id":"https://openalex.org/keywords/boolean-satisfiability-problem","display_name":"Boolean satisfiability problem","score":0.5877434611320496},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.576195240020752},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.5718520283699036},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5179740190505981},{"id":"https://openalex.org/keywords/heuristics","display_name":"Heuristics","score":0.5158945322036743},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5108887553215027},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.45900675654411316},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.35000407695770264},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3016303777694702},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.18474209308624268},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.15454763174057007}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7718830108642578},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.6986494064331055},{"id":"https://openalex.org/C6943359","wikidata":"https://www.wikidata.org/wiki/Q875276","display_name":"Boolean satisfiability problem","level":2,"score":0.5877434611320496},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.576195240020752},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.5718520283699036},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5179740190505981},{"id":"https://openalex.org/C127705205","wikidata":"https://www.wikidata.org/wiki/Q5748245","display_name":"Heuristics","level":2,"score":0.5158945322036743},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5108887553215027},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.45900675654411316},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.35000407695770264},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3016303777694702},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.18474209308624268},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.15454763174057007},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/cscwd.2010.5471886","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cscwd.2010.5471886","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"The 2010 14th International Conference on Computer Supported Cooperative Work in Design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1541981281","https://openalex.org/W1545338793","https://openalex.org/W1968031127","https://openalex.org/W1992712466","https://openalex.org/W2044560939","https://openalex.org/W2092883699","https://openalex.org/W2095117703","https://openalex.org/W2104451751","https://openalex.org/W2108795363","https://openalex.org/W2132583177","https://openalex.org/W2139637699","https://openalex.org/W2142785340","https://openalex.org/W2149090780","https://openalex.org/W2153277381","https://openalex.org/W2275304190","https://openalex.org/W2998418783","https://openalex.org/W6632850272","https://openalex.org/W6648570970","https://openalex.org/W6682125196"],"related_works":["https://openalex.org/W2280422768","https://openalex.org/W3143197806","https://openalex.org/W4252555497","https://openalex.org/W3121175838","https://openalex.org/W3016293053","https://openalex.org/W2110265185","https://openalex.org/W3146360095","https://openalex.org/W2184011203","https://openalex.org/W3147633784","https://openalex.org/W2110847218"],"abstract_inverted_index":{"Boolean":[0,63,155],"Satisfiability":[1],"(SAT)":[2],"has":[3,12,35],"successfully":[4],"been":[5],"applied":[6],"to":[7,48,59,72,84,117,180],"the":[8,16,36,49,60,62,74,86,101,119,123,130,147,153,159,181],"FPGA":[9,136],"routing.":[10],"It":[11,169],"many":[13],"advantages":[14],"over":[15],"conventional":[17],"one-net-a-time":[18],"routing":[19,23,51,125,174],"algorithm":[20],"such":[21],"as":[22,127,129],"all":[24],"nets":[25],"concurrently,":[26],"higher":[27],"flexibility":[28,87,175],"and":[29,40,91,112,149],"unroutability":[30],"provable.":[31],"However":[32],"it":[33],"also":[34,115,170,177],"limits":[37],"of":[38,100,152],"scalability":[39],"is":[41,103,176],"time-consuming.":[42],"This":[43],"paper":[44],"presents":[45],"some":[46,55],"optimizations":[47,102,131],"SAT-based":[50,124],"approach":[52],"by":[53],"applying":[54],"architecture":[56],"related":[57],"features":[58],"generated":[61,154,160],"constraints":[64,93],"function.":[65],"Specifically,":[66],"Switch":[67],"Box":[68],"based":[69,95],"connectivity":[70],"optimization":[71,94],"reduce":[73,146],"variable":[75,148],"number":[76,151],"for":[77,88],"each":[78,89],"net,":[79],"Logic":[80],"Block":[81],"pins":[82,182],"rearrangement":[83],"improve":[85],"net":[90],"Exclusivity":[92],"on":[96,132],"net-to-track":[97],"distribution.":[98],"Each":[99],"discussed":[104],"in":[105,107],"detail":[106],"this":[108],"paper.":[109],"Some":[110],"heuristics":[111],"algorithms":[113],"are":[114],"presented":[116],"implement":[118,122],"optimizations.":[120],"We":[121],"strategy":[126],"well":[128],"a":[133],"general":[134],"hierarchical":[135],"architecture.":[137],"The":[138],"experimental":[139],"results":[140],"show":[141],"that":[142,172],"we":[143],"can":[144,163],"greatly":[145],"constraint":[150],"SAT":[156,161],"functions.":[157],"Hence,":[158],"functions":[162],"be":[164],"solved":[165],"much":[166],"more":[167],"quickly.":[168],"shows":[171],"high":[173],"achieved":[178],"due":[179],"rearrangement.":[183]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}