{"id":"https://openalex.org/W4411206410","doi":"https://doi.org/10.1109/coolchips65488.2025.11018602","title":"Can the Agile-Chip Platform Carve Out a Niche Between ASICs and FPGAs?","display_name":"Can the Agile-Chip Platform Carve Out a Niche Between ASICs and FPGAs?","publication_year":2025,"publication_date":"2025-04-16","ids":{"openalex":"https://openalex.org/W4411206410","doi":"https://doi.org/10.1109/coolchips65488.2025.11018602"},"language":"en","primary_location":{"id":"doi:10.1109/coolchips65488.2025.11018602","is_oa":false,"landing_page_url":"https://doi.org/10.1109/coolchips65488.2025.11018602","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE Symposium on Low-Power and High-Speed Chips and Systems (COOL CHIPS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5113742339","display_name":"Hideharu Amano","orcid":null},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Hideharu Amano","raw_affiliation_strings":["Graduate School of Engineering, The University of Tokyo,System Design Lab,Tokyo,Japan"],"affiliations":[{"raw_affiliation_string":"Graduate School of Engineering, The University of Tokyo,System Design Lab,Tokyo,Japan","institution_ids":["https://openalex.org/I74801974"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5054228824","display_name":"Atsutake Kosuge","orcid":"https://orcid.org/0000-0002-3394-2227"},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Atsutake Kosuge","raw_affiliation_strings":["Graduate School of Engineering, The University of Tokyo,System Design Lab,Tokyo,Japan"],"affiliations":[{"raw_affiliation_string":"Graduate School of Engineering, The University of Tokyo,System Design Lab,Tokyo,Japan","institution_ids":["https://openalex.org/I74801974"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5011401920","display_name":"Hirofumi Sumi","orcid":"https://orcid.org/0000-0001-7511-8511"},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Hirofumi Sumi","raw_affiliation_strings":["Graduate School of Engineering, The University of Tokyo,System Design Lab,Tokyo,Japan"],"affiliations":[{"raw_affiliation_string":"Graduate School of Engineering, The University of Tokyo,System Design Lab,Tokyo,Japan","institution_ids":["https://openalex.org/I74801974"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111711213","display_name":"Naonobu Shimamoto","orcid":null},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Naonobu Shimamoto","raw_affiliation_strings":["Graduate School of Engineering, The University of Tokyo,System Design Lab,Tokyo,Japan"],"affiliations":[{"raw_affiliation_string":"Graduate School of Engineering, The University of Tokyo,System Design Lab,Tokyo,Japan","institution_ids":["https://openalex.org/I74801974"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111570950","display_name":"Yukinori Ochiai","orcid":null},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Yukinori Ochiai","raw_affiliation_strings":["Graduate School of Engineering, The University of Tokyo,System Design Lab,Tokyo,Japan"],"affiliations":[{"raw_affiliation_string":"Graduate School of Engineering, The University of Tokyo,System Design Lab,Tokyo,Japan","institution_ids":["https://openalex.org/I74801974"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102663182","display_name":"Yurie Inoue","orcid":null},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Yurie Inoue","raw_affiliation_strings":["Graduate School of Engineering, The University of Tokyo,System Design Lab,Tokyo,Japan"],"affiliations":[{"raw_affiliation_string":"Graduate School of Engineering, The University of Tokyo,System Design Lab,Tokyo,Japan","institution_ids":["https://openalex.org/I74801974"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5028298135","display_name":"Tohru Mogami","orcid":"https://orcid.org/0000-0003-4382-2090"},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Tohru Mogami","raw_affiliation_strings":["Graduate School of Engineering, The University of Tokyo,System Design Lab,Tokyo,Japan"],"affiliations":[{"raw_affiliation_string":"Graduate School of Engineering, The University of Tokyo,System Design Lab,Tokyo,Japan","institution_ids":["https://openalex.org/I74801974"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5038609514","display_name":"Yoshio Mita","orcid":"https://orcid.org/0000-0003-3655-1245"},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Yoshio Mita","raw_affiliation_strings":["Graduate School of Engineering, The University of Tokyo,System Design Lab,Tokyo,Japan"],"affiliations":[{"raw_affiliation_string":"Graduate School of Engineering, The University of Tokyo,System Design Lab,Tokyo,Japan","institution_ids":["https://openalex.org/I74801974"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5102900006","display_name":"Makoto Ikeda","orcid":"https://orcid.org/0000-0002-6644-4224"},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Makoto Ikeda","raw_affiliation_strings":["Graduate School of Engineering, The University of Tokyo,System Design Lab,Tokyo,Japan"],"affiliations":[{"raw_affiliation_string":"Graduate School of Engineering, The University of Tokyo,System Design Lab,Tokyo,Japan","institution_ids":["https://openalex.org/I74801974"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":9,"corresponding_author_ids":["https://openalex.org/A5113742339"],"corresponding_institution_ids":["https://openalex.org/I74801974"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.15696649,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"3"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9887999892234802,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9887999892234802,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9797000288963318,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.930899977684021,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/agile-software-development","display_name":"Agile software development","score":0.7424787282943726},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6884262561798096},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.6404470205307007},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.545630931854248},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.508991003036499},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4606935679912567},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4556770920753479},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.43608421087265015},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.14480578899383545},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.12164691090583801}],"concepts":[{"id":"https://openalex.org/C14185376","wikidata":"https://www.wikidata.org/wiki/Q30232","display_name":"Agile software development","level":2,"score":0.7424787282943726},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6884262561798096},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.6404470205307007},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.545630931854248},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.508991003036499},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4606935679912567},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4556770920753479},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.43608421087265015},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.14480578899383545},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.12164691090583801}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/coolchips65488.2025.11018602","is_oa":false,"landing_page_url":"https://doi.org/10.1109/coolchips65488.2025.11018602","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE Symposium on Low-Power and High-Speed Chips and Systems (COOL CHIPS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W1485756991","https://openalex.org/W2376218453","https://openalex.org/W2984236338","https://openalex.org/W2368609622","https://openalex.org/W2290315036","https://openalex.org/W1828239946","https://openalex.org/W2065289416","https://openalex.org/W2017236304","https://openalex.org/W2115579119","https://openalex.org/W2136854845"],"abstract_inverted_index":{"The":[0,83],"Agile-X":[1],"(Agile-chip)":[2],"platform":[3],"is":[4,46],"a":[5,17,22,35,40,72,79,91],"type":[6],"of":[7,14],"Structured":[8],"ASIC":[9,42],"that":[10,86],"enables":[11],"the":[12,29,59,114],"creation":[13],"LSI":[15],"in":[16,69],"short":[18],"period":[19],"and":[20,78,120],"at":[21],"low":[23],"cost.":[24],"In":[25],"this":[26,67,110],"method,":[27],"only":[28,90],"wiring":[30,94,106],"between":[31,116],"gate":[32],"arrays":[33],"on":[34,58],"base":[36],"chip,":[37],"manufactured":[38,56],"like":[39],"conventional":[41],"using":[43,48],"lower-layer":[44],"wiring,":[45],"produced":[47],"Minimal-Fab.":[49],"This":[50,64],"allows":[51],"any":[52],"circuit":[53],"to":[54],"be":[55],"based":[57],"designer's":[60],"specified":[61],"GDS":[62],"file.":[63],"paper":[65],"evaluates":[66],"approach":[68,111],"comparison":[70],"with":[71,89],"multi-project-wafer":[73],"ASIC,":[74],"an":[75,87],"SRAM-based":[76],"FPGA,":[77],"one-time":[80,117],"programmable":[81,118],"FPGA.":[82],"results":[84],"indicate":[85],"implementation":[88],"single":[92],"upper":[93,105],"layer":[95],"has":[96],"limited":[97],"applicability":[98],"beyond":[99],"educational":[100],"purposes.":[101],"However,":[102],"if":[103],"two":[104],"layers":[107],"are":[108],"available,":[109],"can":[112],"bridge":[113],"gap":[115],"FPGAs":[119],"ASICs.":[121]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}