{"id":"https://openalex.org/W4411204906","doi":"https://doi.org/10.1109/coolchips65488.2025.11018599","title":"A Compute-in-Memory Ascon Implementation Based on a Novel 11T SRAM Processing Macro","display_name":"A Compute-in-Memory Ascon Implementation Based on a Novel 11T SRAM Processing Macro","publication_year":2025,"publication_date":"2025-04-16","ids":{"openalex":"https://openalex.org/W4411204906","doi":"https://doi.org/10.1109/coolchips65488.2025.11018599"},"language":"en","primary_location":{"id":"doi:10.1109/coolchips65488.2025.11018599","is_oa":false,"landing_page_url":"https://doi.org/10.1109/coolchips65488.2025.11018599","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE Symposium on Low-Power and High-Speed Chips and Systems (COOL CHIPS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100620082","display_name":"Mark Lee","orcid":"https://orcid.org/0000-0003-1262-2045"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mark Lee","raw_affiliation_strings":["School of Electrical and Computer Engineering, Georgia Institute of Technology,Atlanta,Georgia,USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Georgia Institute of Technology,Atlanta,Georgia,USA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5071710549","display_name":"Chris Clark","orcid":null},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]},{"id":"https://openalex.org/I4388482740","display_name":"Georgia Tech Research Institute","ror":"https://ror.org/04qfrh333","country_code":null,"type":"facility","lineage":["https://openalex.org/I130701444","https://openalex.org/I4388482740"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Chris Clark","raw_affiliation_strings":["Georgia Tech Research Institute,Atlanta,Georgia,USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Georgia Tech Research Institute,Atlanta,Georgia,USA","institution_ids":["https://openalex.org/I130701444","https://openalex.org/I4388482740"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5009591041","display_name":"Saibal Mukhopadhyay","orcid":"https://orcid.org/0000-0002-8894-3390"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Saibal Mukhopadhyay","raw_affiliation_strings":["School of Electrical and Computer Engineering, Georgia Institute of Technology,Atlanta,Georgia,USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Georgia Institute of Technology,Atlanta,Georgia,USA","institution_ids":["https://openalex.org/I130701444"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":3.0301,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.89010334,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":97,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9921000003814697,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9921000003814697,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9675999879837036,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.961899995803833,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.8384149074554443},{"id":"https://openalex.org/keywords/macro","display_name":"Macro","score":0.8087037801742554},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7680604457855225},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5397376418113708},{"id":"https://openalex.org/keywords/random-access-memory","display_name":"Random access memory","score":0.5344333648681641},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4675264358520508},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4011564254760742},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3830312490463257},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.14533615112304688}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.8384149074554443},{"id":"https://openalex.org/C166955791","wikidata":"https://www.wikidata.org/wiki/Q629579","display_name":"Macro","level":2,"score":0.8087037801742554},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7680604457855225},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5397376418113708},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.5344333648681641},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4675264358520508},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4011564254760742},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3830312490463257},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.14533615112304688}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/coolchips65488.2025.11018599","is_oa":false,"landing_page_url":"https://doi.org/10.1109/coolchips65488.2025.11018599","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE Symposium on Low-Power and High-Speed Chips and Systems (COOL CHIPS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W1909296377","https://openalex.org/W2089002058","https://openalex.org/W3185029353","https://openalex.org/W2969498307","https://openalex.org/W3116379964","https://openalex.org/W2793465010","https://openalex.org/W2915176329","https://openalex.org/W2208608937","https://openalex.org/W2120018824","https://openalex.org/W2766443086"],"abstract_inverted_index":{"Over":[0],"the":[1,45,48,60,122],"past":[2],"decade,":[3],"a":[4,89,109,118,151,158],"new":[5],"paradigm":[6],"of":[7,53,72,121,154,161,167],"computing":[8],"called":[9],"Compute-In-Memory":[10],"(CIM)":[11],"has":[12,57,75,150],"emerged":[13],"wherein":[14],"traditional":[15],"memory":[16],"circuits,":[17],"such":[18],"as":[19],"static":[20],"random":[21],"access":[22],"memories":[23],"(SRAMs),":[24],"can":[25],"be":[26],"modified":[27],"to":[28,35,59,116],"perform":[29],"computations":[30],"on":[31],"data":[32],"insitu,":[33],"leading":[34],"enhanced":[36],"energy":[37,165],"efficiency":[38],"and":[39,51,95,125,129,149,164,170,175],"performance":[40],"for":[41,62,67,173,189],"many":[42],"applications.":[43,69],"At":[44],"same":[46],"time,":[47],"increasing":[49],"importance":[50],"ubiquity":[52],"resource-constrained":[54],"edge":[55],"devices":[56],"led":[58],"need":[61],"lightweight":[63],"cryptography":[64],"(LWC)":[65],"algorithms":[66,128],"security":[68],"The":[70],"potential":[71],"CIM":[73,97,119,179],"architectures":[74],"not":[76],"previously":[77],"been":[78],"explored":[79],"in":[80,133],"LWC":[81],"hardware":[82],"implementations.":[83],"In":[84],"this":[85],"work,":[86],"we":[87],"present":[88],"novel":[90],"11":[91],"transistor":[92],"SRAM":[93],"cell":[94],"digital":[96],"processing":[98],"macro":[99,180],"which":[100],"implements":[101],"all":[102],"Boolean":[103],"operations":[104],"(INV/NAND/NOR/XOR)":[105],"completely":[106],"in-memory":[107],"within":[108],"single":[110],"cycle.":[111],"We":[112],"use":[113],"our":[114,131,178],"design":[115,139],"develop":[117],"implementation":[120],"Ascon-AEAD128":[123],"(encryption)":[124],"Ascon-Hash256":[126],"(hashing)":[127],"validate":[130],"results":[132],"65":[134],"nm":[135],"CMOS":[136],"technology.":[137],"Our":[138],"occupies":[140],"only":[141],"3.1":[142],"kGEs,":[143],"consumes$694":[144],"\\mu":[145],"W$at":[146],"250":[147],"MHz,":[148],"maximum":[152,159],"frequency":[153],"1.5":[155],"GHz.":[156],"With":[157],"throughput":[160],"509":[162],"Mbs":[163],"efficiencies":[166],"369":[168],"Gbit/J":[169,172],"126":[171],"AEAD":[174],"Hash":[176],"modes,":[177],"is":[181],"competitive":[182],"with":[183],"state-of-the-art":[184],"ASICs":[185],"while":[186],"remaining":[187],"reprogrammable":[188],"general-purpose":[190],"computation.":[191]},"counts_by_year":[{"year":2026,"cited_by_count":2}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}