{"id":"https://openalex.org/W4411207646","doi":"https://doi.org/10.1109/coolchips65488.2025.11018594","title":"Proposal for Non-Volatilization of eFPGA Core","display_name":"Proposal for Non-Volatilization of eFPGA Core","publication_year":2025,"publication_date":"2025-04-16","ids":{"openalex":"https://openalex.org/W4411207646","doi":"https://doi.org/10.1109/coolchips65488.2025.11018594"},"language":"en","primary_location":{"id":"doi:10.1109/coolchips65488.2025.11018594","is_oa":false,"landing_page_url":"https://doi.org/10.1109/coolchips65488.2025.11018594","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE Symposium on Low-Power and High-Speed Chips and Systems (COOL CHIPS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":null,"display_name":"Keizo Hiraga","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Keizo Hiraga","raw_affiliation_strings":["Sony Semiconductor, Solutions Corporation,Atsugi,Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Sony Semiconductor, Solutions Corporation,Atsugi,Japan","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102316024","display_name":"Kenshu Seto","orcid":null},"institutions":[{"id":"https://openalex.org/I96036126","display_name":"Kumamoto University","ror":"https://ror.org/02cgss904","country_code":"JP","type":"education","lineage":["https://openalex.org/I96036126"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Kenshu Seto","raw_affiliation_strings":["Kumamoto University,Kumamoto,Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Kumamoto University,Kumamoto,Japan","institution_ids":["https://openalex.org/I96036126"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109677544","display_name":"Kazuhiro Bessho","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Kazuhiro Bessho","raw_affiliation_strings":["Sony Semiconductor, Solutions Corporation,Atsugi,Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Sony Semiconductor, Solutions Corporation,Atsugi,Japan","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5010462341","display_name":"Masahiro Iida","orcid":"https://orcid.org/0000-0002-9897-6073"},"institutions":[{"id":"https://openalex.org/I96036126","display_name":"Kumamoto University","ror":"https://ror.org/02cgss904","country_code":"JP","type":"education","lineage":["https://openalex.org/I96036126"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Masahiro Iida","raw_affiliation_strings":["Kumamoto University,Kumamoto,Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Kumamoto University,Kumamoto,Japan","institution_ids":["https://openalex.org/I96036126"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.7378,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.81748856,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9754999876022339,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9754999876022339,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9611999988555908,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9571999907493591,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/core","display_name":"Core (optical fiber)","score":0.6105920076370239},{"id":"https://openalex.org/keywords/volatilisation","display_name":"Volatilisation","score":0.5871411561965942},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.42297080159187317},{"id":"https://openalex.org/keywords/chemistry","display_name":"Chemistry","score":0.2376505732536316},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.11866074800491333}],"concepts":[{"id":"https://openalex.org/C2164484","wikidata":"https://www.wikidata.org/wiki/Q5170150","display_name":"Core (optical fiber)","level":2,"score":0.6105920076370239},{"id":"https://openalex.org/C5413467","wikidata":"https://www.wikidata.org/wiki/Q7939996","display_name":"Volatilisation","level":2,"score":0.5871411561965942},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.42297080159187317},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.2376505732536316},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.11866074800491333},{"id":"https://openalex.org/C178790620","wikidata":"https://www.wikidata.org/wiki/Q11351","display_name":"Organic chemistry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/coolchips65488.2025.11018594","is_oa":false,"landing_page_url":"https://doi.org/10.1109/coolchips65488.2025.11018594","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE Symposium on Low-Power and High-Speed Chips and Systems (COOL CHIPS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W4391375266","https://openalex.org/W2899084033","https://openalex.org/W2748952813","https://openalex.org/W2022849200","https://openalex.org/W2922270999","https://openalex.org/W2043127365","https://openalex.org/W2889022740","https://openalex.org/W2357496403","https://openalex.org/W4396640260","https://openalex.org/W1987125173"],"abstract_inverted_index":{"In":[0,110],"the":[1,24,32,48,53,87,134,140],"development":[2],"of":[3,35,50,55,155],"embedded":[4,105],"FPGA":[5,91],"(eFPGA),":[6],"a":[7,38,115,120,156],"novel":[8],"programmable":[9,15],"AND":[10,16],"logic":[11],"cell":[12],"architecture":[13],"termed":[14],"element":[17],"(PAE)":[18],"has":[19],"been":[20],"reported":[21],"to":[22,46,62,64],"reduce":[23,47],"configuration":[25],"memory":[26],"by":[27],"approximately":[28,149],"half":[29],"while":[30],"maintaining":[31],"same":[33],"number":[34],"cells":[36],"as":[37,104],"conventional":[39],"look-up":[40],"table":[41],"(LUT),":[42],"which":[43],"is":[44,60,92,101],"anticipated":[45],"area":[49,148],"eFPGA.":[51,158],"Furthermore,":[52],"implementation":[54],"non-volatile":[56,90,118,127,145],"technology":[57,131],"in":[58,95],"eFPGA":[59,117,141],"expected":[61],"contribute":[63],"expedited":[65],"startups,":[66],"reduced":[67],"power":[68,78],"consumption":[69],"through":[70],"minimal":[71],"data":[72,85],"transfer,":[73],"enhanced":[74],"reliability":[75],"against":[76],"unexpected":[77],"interruptions,":[79],"and":[80,107,132],"improved":[81],"security":[82],"for":[83],"managing":[84],"within":[86],"chip.":[88],"This":[89],"particularly":[93],"efficacious":[94],"environments":[96],"where":[97],"frequent":[98],"access":[99],"post-installation":[100],"challenging,":[102],"such":[103],"systems":[106],"network":[108],"equipment.":[109],"this":[111],"investigation,":[112],"we":[113],"rendered":[114],"PAEbased":[116],"utilizing":[119],"40":[121],"nm":[122],"MTJ/CMOS":[123],"hybrid":[124],"process":[125],"employing":[126],"Intellectual":[128],"Property":[129],"(NVIP)":[130],"evaluated":[133],"place-and-route":[135],"(PnR)":[136],"process,":[137],"demonstrating":[138],"that":[139,154],"can":[142],"be":[143],"made":[144],"with":[146],"an":[147],"<tex":[150],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[151],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">$1.5":[152],"\\times$</tex>":[153],"volatile":[157]},"counts_by_year":[{"year":2025,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}