{"id":"https://openalex.org/W4397000132","doi":"https://doi.org/10.1109/coolchips61292.2024.10531161","title":"SLMLET: A RISC-V Processor SoC with Tightly-Coupled Area-Efficient eFPGA Blocks","display_name":"SLMLET: A RISC-V Processor SoC with Tightly-Coupled Area-Efficient eFPGA Blocks","publication_year":2024,"publication_date":"2024-04-17","ids":{"openalex":"https://openalex.org/W4397000132","doi":"https://doi.org/10.1109/coolchips61292.2024.10531161"},"language":"en","primary_location":{"id":"doi:10.1109/coolchips61292.2024.10531161","is_oa":false,"landing_page_url":"https://doi.org/10.1109/coolchips61292.2024.10531161","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE Symposium in Low-Power and High-Speed Chips (COOL CHIPS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5034980117","display_name":"Takuya Kojima","orcid":"https://orcid.org/0000-0002-5943-444X"},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Takuya Kojima","raw_affiliation_strings":["The University of Tokyo,Graduate School of Information Science and Technology,Tokyo,Japan","Graduate School of Information Science and Technology, The University of Tokyo, Tokyo, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"The University of Tokyo,Graduate School of Information Science and Technology,Tokyo,Japan","institution_ids":["https://openalex.org/I74801974"]},{"raw_affiliation_string":"Graduate School of Information Science and Technology, The University of Tokyo, Tokyo, Japan","institution_ids":["https://openalex.org/I74801974"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5030717495","display_name":"Yosuke Yanai","orcid":null},"institutions":[{"id":"https://openalex.org/I203951103","display_name":"Keio University","ror":"https://ror.org/02kn6nx58","country_code":"JP","type":"education","lineage":["https://openalex.org/I203951103"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Yosuke Yanai","raw_affiliation_strings":["Keio University,Department of Information and Computer Science,Yokohama,Japan","Department of Information and Computer Science, Keio University, Yokohama, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Keio University,Department of Information and Computer Science,Yokohama,Japan","institution_ids":["https://openalex.org/I203951103"]},{"raw_affiliation_string":"Department of Information and Computer Science, Keio University, Yokohama, Japan","institution_ids":["https://openalex.org/I203951103"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024342031","display_name":"Hayate Okuhara","orcid":"https://orcid.org/0000-0003-1582-0100"},"institutions":[{"id":"https://openalex.org/I165932596","display_name":"National University of Singapore","ror":"https://ror.org/01tgyzw49","country_code":"SG","type":"education","lineage":["https://openalex.org/I165932596"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Hayate Okuhara","raw_affiliation_strings":["National University of Singapore,Department of Electrical and Computer Engineering,Singapore","Department of Electrical and Computer Engineering, National University of Singapore, Singapore"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National University of Singapore,Department of Electrical and Computer Engineering,Singapore","institution_ids":["https://openalex.org/I165932596"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, National University of Singapore, Singapore","institution_ids":["https://openalex.org/I165932596"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024861133","display_name":"Hideharu Amano","orcid":"https://orcid.org/0000-0002-9371-2060"},"institutions":[{"id":"https://openalex.org/I203951103","display_name":"Keio University","ror":"https://ror.org/02kn6nx58","country_code":"JP","type":"education","lineage":["https://openalex.org/I203951103"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Hideharu Amano","raw_affiliation_strings":["Keio University,Department of Information and Computer Science,Yokohama,Japan","Department of Information and Computer Science, Keio University, Yokohama, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Keio University,Department of Information and Computer Science,Yokohama,Japan","institution_ids":["https://openalex.org/I203951103"]},{"raw_affiliation_string":"Department of Information and Computer Science, Keio University, Yokohama, Japan","institution_ids":["https://openalex.org/I203951103"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109427367","display_name":"Morihiro Kuga","orcid":null},"institutions":[{"id":"https://openalex.org/I96036126","display_name":"Kumamoto University","ror":"https://ror.org/02cgss904","country_code":"JP","type":"education","lineage":["https://openalex.org/I96036126"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Morihiro Kuga","raw_affiliation_strings":["Kumamoto University,Department of Computer Science and Electrical Engineering,Kumamoto,Japan","Department of Computer Science and Electrical Engineering, Kumamoto University, Kumamoto, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Kumamoto University,Department of Computer Science and Electrical Engineering,Kumamoto,Japan","institution_ids":["https://openalex.org/I96036126"]},{"raw_affiliation_string":"Department of Computer Science and Electrical Engineering, Kumamoto University, Kumamoto, Japan","institution_ids":["https://openalex.org/I96036126"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5010462341","display_name":"Masahiro Iida","orcid":"https://orcid.org/0000-0002-9897-6073"},"institutions":[{"id":"https://openalex.org/I96036126","display_name":"Kumamoto University","ror":"https://ror.org/02cgss904","country_code":"JP","type":"education","lineage":["https://openalex.org/I96036126"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Masahiro Iida","raw_affiliation_strings":["Kumamoto University,Department of Computer Science and Electrical Engineering,Kumamoto,Japan","Department of Computer Science and Electrical Engineering, Kumamoto University, Kumamoto, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Kumamoto University,Department of Computer Science and Electrical Engineering,Kumamoto,Japan","institution_ids":["https://openalex.org/I96036126"]},{"raw_affiliation_string":"Department of Computer Science and Electrical Engineering, Kumamoto University, Kumamoto, Japan","institution_ids":["https://openalex.org/I96036126"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":6,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.443,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.55774963,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/reduced-instruction-set-computing","display_name":"Reduced instruction set computing","score":0.8062735795974731},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6865285038948059},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.650251030921936},{"id":"https://openalex.org/keywords/microcontroller","display_name":"Microcontroller","score":0.6451967358589172},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.5693020224571228},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.549252986907959},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.4219655990600586},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.42171531915664673},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3995707035064697},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.31851518154144287},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.0953129231929779},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.06777775287628174}],"concepts":[{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.8062735795974731},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6865285038948059},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.650251030921936},{"id":"https://openalex.org/C173018170","wikidata":"https://www.wikidata.org/wiki/Q165678","display_name":"Microcontroller","level":2,"score":0.6451967358589172},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.5693020224571228},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.549252986907959},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.4219655990600586},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.42171531915664673},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3995707035064697},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.31851518154144287},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0953129231929779},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.06777775287628174}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/coolchips61292.2024.10531161","is_oa":false,"landing_page_url":"https://doi.org/10.1109/coolchips61292.2024.10531161","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE Symposium in Low-Power and High-Speed Chips (COOL CHIPS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8199999928474426}],"awards":[],"funders":[{"id":"https://openalex.org/F4320309074","display_name":"Cadence Design Systems","ror":"https://ror.org/04w8xa018"},{"id":"https://openalex.org/F4320309469","display_name":"Mentor Graphics","ror":"https://ror.org/00r59k631"},{"id":"https://openalex.org/F4320309545","display_name":"Synopsys","ror":"https://ror.org/013by2m91"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W2014010346","https://openalex.org/W2091330445","https://openalex.org/W2559278389","https://openalex.org/W2967812935","https://openalex.org/W3027559990","https://openalex.org/W3133502674","https://openalex.org/W3160639767","https://openalex.org/W4312549670","https://openalex.org/W4376130870","https://openalex.org/W6750122613"],"related_works":["https://openalex.org/W2538644970","https://openalex.org/W4376881175","https://openalex.org/W4310584696","https://openalex.org/W4385730960","https://openalex.org/W4237840813","https://openalex.org/W4364295250","https://openalex.org/W2128502296","https://openalex.org/W2993622674","https://openalex.org/W1833044483","https://openalex.org/W2371982579"],"abstract_inverted_index":{"SLMLET":[0,38],"is":[1,7,87],"a":[2,8,17,36,41,61],"low-power":[3],"System-on-a-Chip":[4],"(SoC),":[5],"which":[6],"promising":[9],"device":[10],"for":[11],"edge":[12],"computing.":[13],"It":[14],"consists":[15],"of":[16],"RISC-V":[18,52,103],"core":[19,53,104],"and":[20,40,60,105],"area-saving":[21],"embedded":[22],"Field-programmable":[23],"gate":[24],"arrays":[25],"(eFPGA)":[26],"blocks":[27,67],"called":[28],"Scalable":[29],"Logic":[30],"Module":[31],"(SLM).":[32],"This":[33],"paper":[34],"presents":[35],"fabricated":[37],"chip":[39],"developed":[42],"HW/SW":[43],"co-design":[44],"flow.":[45],"The":[46],"experimental":[47],"results":[48],"demonstrate":[49],"that":[50],"the":[51,65,83,102],"can":[54,68],"operate":[55,69],"at":[56,70],"up":[57,71,91],"to":[58,72,78,89,92,98],"300MHz,":[59],"hardware":[62],"design":[63],"on":[64,101],"SLM":[66,84],"100MHz.":[73],"By":[74],"offloading":[75],"compute-intensive":[76],"processes":[77],"dedicated":[79],"circuits":[80],"implemented":[81],"in":[82],"blocks,":[85],"it":[86],"possible":[88],"achieve":[90],"77":[93],"%":[94],"energy":[95],"reduction":[96],"compared":[97],"software":[99],"processing":[100],"other":[106],"commercial":[107],"microcontrollers.":[108]},"counts_by_year":[{"year":2025,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}