{"id":"https://openalex.org/W2947611258","doi":"https://doi.org/10.1109/coolchips.2019.8721344","title":"Hybrid Access in Storage-class Memory-aware Low Power Virtual Memory System","display_name":"Hybrid Access in Storage-class Memory-aware Low Power Virtual Memory System","publication_year":2019,"publication_date":"2019-04-01","ids":{"openalex":"https://openalex.org/W2947611258","doi":"https://doi.org/10.1109/coolchips.2019.8721344","mag":"2947611258"},"language":"en","primary_location":{"id":"doi:10.1109/coolchips.2019.8721344","is_oa":false,"landing_page_url":"https://doi.org/10.1109/coolchips.2019.8721344","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE Symposium in Low-Power and High-Speed Chips (COOL CHIPS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5072275088","display_name":"Yusuke Shirota","orcid":null},"institutions":[{"id":"https://openalex.org/I1292669757","display_name":"Toshiba (Japan)","ror":"https://ror.org/0326v3z14","country_code":"JP","type":"company","lineage":["https://openalex.org/I1292669757"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Yusuke Shirota","raw_affiliation_strings":["Toshiba Corporation, Corporate Research & Development Center"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Toshiba Corporation, Corporate Research & Development Center","institution_ids":["https://openalex.org/I1292669757"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109451459","display_name":"Satoshi Shirai","orcid":null},"institutions":[{"id":"https://openalex.org/I1292669757","display_name":"Toshiba (Japan)","ror":"https://ror.org/0326v3z14","country_code":"JP","type":"company","lineage":["https://openalex.org/I1292669757"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Satoshi Shirai","raw_affiliation_strings":["Toshiba Corporation, Corporate Research & Development Center"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Toshiba Corporation, Corporate Research & Development Center","institution_ids":["https://openalex.org/I1292669757"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5089947373","display_name":"Tatsunori Kanai","orcid":null},"institutions":[{"id":"https://openalex.org/I1292669757","display_name":"Toshiba (Japan)","ror":"https://ror.org/0326v3z14","country_code":"JP","type":"company","lineage":["https://openalex.org/I1292669757"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Tatsunori Kanai","raw_affiliation_strings":["Toshiba Corporation, Corporate Research & Development Center"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Toshiba Corporation, Corporate Research & Development Center","institution_ids":["https://openalex.org/I1292669757"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I1292669757"],"apc_list":null,"apc_paid":null,"fwci":0.2467,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.48100304,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"3"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8486531376838684},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.7074103951454163},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.631323516368866},{"id":"https://openalex.org/keywords/virtual-memory","display_name":"Virtual memory","score":0.554151713848114},{"id":"https://openalex.org/keywords/universal-memory","display_name":"Universal memory","score":0.5406126976013184},{"id":"https://openalex.org/keywords/flat-memory-model","display_name":"Flat memory model","score":0.5344926714897156},{"id":"https://openalex.org/keywords/memory-hierarchy","display_name":"Memory hierarchy","score":0.5153993368148804},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.49758580327033997},{"id":"https://openalex.org/keywords/paging","display_name":"Paging","score":0.48519447445869446},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.4703769087791443},{"id":"https://openalex.org/keywords/demand-paging","display_name":"Demand paging","score":0.4471622705459595},{"id":"https://openalex.org/keywords/physical-address","display_name":"Physical address","score":0.4409751296043396},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4333900511264801},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3397786617279053},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.31274479627609253},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.26585590839385986},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.19481635093688965}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8486531376838684},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.7074103951454163},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.631323516368866},{"id":"https://openalex.org/C76399640","wikidata":"https://www.wikidata.org/wiki/Q189401","display_name":"Virtual memory","level":4,"score":0.554151713848114},{"id":"https://openalex.org/C195053848","wikidata":"https://www.wikidata.org/wiki/Q7894141","display_name":"Universal memory","level":5,"score":0.5406126976013184},{"id":"https://openalex.org/C57863822","wikidata":"https://www.wikidata.org/wiki/Q905488","display_name":"Flat memory model","level":4,"score":0.5344926714897156},{"id":"https://openalex.org/C2778100165","wikidata":"https://www.wikidata.org/wiki/Q1589327","display_name":"Memory hierarchy","level":3,"score":0.5153993368148804},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.49758580327033997},{"id":"https://openalex.org/C50954386","wikidata":"https://www.wikidata.org/wiki/Q656083","display_name":"Paging","level":2,"score":0.48519447445869446},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.4703769087791443},{"id":"https://openalex.org/C188873839","wikidata":"https://www.wikidata.org/wiki/Q5255045","display_name":"Demand paging","level":5,"score":0.4471622705459595},{"id":"https://openalex.org/C41036726","wikidata":"https://www.wikidata.org/wiki/Q844824","display_name":"Physical address","level":3,"score":0.4409751296043396},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4333900511264801},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3397786617279053},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.31274479627609253},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.26585590839385986},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.19481635093688965}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/coolchips.2019.8721344","is_oa":false,"landing_page_url":"https://doi.org/10.1109/coolchips.2019.8721344","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE Symposium in Low-Power and High-Speed Chips (COOL CHIPS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.699999988079071}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W2252166639","https://openalex.org/W2310344995","https://openalex.org/W2505554112"],"related_works":["https://openalex.org/W1421493983","https://openalex.org/W2526783553","https://openalex.org/W4243333834","https://openalex.org/W2164832447","https://openalex.org/W1554378476","https://openalex.org/W2013688207","https://openalex.org/W310629987","https://openalex.org/W2547445907","https://openalex.org/W63770251","https://openalex.org/W2947611258"],"abstract_inverted_index":{"With":[0,33],"the":[1,21,34,64,123,127],"rapidly":[2],"growing":[3],"demands":[4],"for":[5],"large":[6],"capacity":[7,26,50],"main":[8,170],"memory":[9,52,57,66,80,104,171],"in":[10,59],"server":[11],"systems":[12],"and":[13,29,48,99,126],"embedded":[14],"systems,":[15],"current":[16],"DRAM-only":[17],"approach":[18],"is":[19,78,133],"hitting":[20],"limit":[22],"due":[23],"to":[24,61,103,110,166,173],"DRAM's":[25],"scaling":[27],"issue":[28],"significant":[30],"background":[31],"power.":[32],"emergence":[35],"of":[36,68,177],"storage-class":[37],"memories":[38],"(SCMs),":[39],"we":[40,73,115],"can":[41,143],"explore":[42],"low":[43,89,147],"power,":[44],"high":[45,49],"speed,":[46],"cheap,":[47],"unified":[51,169],"system":[53,58],"by":[54,155],"redesigning":[55],"virtual":[56],"order":[60],"efficiently":[62],"manage":[63],"new":[65],"hierarchy":[67],"SCM/DRAM.":[69],"In":[70],"this":[71],"paper,":[72],"propose":[74,116],"hybrid":[75,162],"access":[76,101,112,163,179],"which":[77],"a":[79,174],"hierarchical":[81],"control":[82,125,151],"method":[83],"that":[84,120,142,161],"adaptively":[85],"switches":[86],"between":[87],"SCM-aware":[88],"power":[90],"aggressive":[91],"paging":[92],"(AP)":[93],"with":[94,181],"small":[95],"DRAM":[96,129],"as":[97],"cache":[98],"direct":[100],"(DA)":[102],"bus":[105],"attached":[106],"byte-addressable":[107],"SCM":[108],"according":[109],"data":[111,141,178],"patterns.":[113],"Furthermore,":[114],"an":[117],"auto-tuning":[118],"framework":[119],"dynamically":[121],"predicts":[122],"optimal":[124,128,150],"size":[130,183],"when":[131],"AP":[132],"selected,":[134],"based":[135],"only":[136],"on":[137],"time":[138],"series":[139],"performance":[140],"be":[144],"collected":[145],"at":[146],"cost,":[148],"using":[149],"prediction":[152],"model":[153],"generated":[154],"machine":[156],"learning":[157],"(ML).":[158],"We":[159],"show":[160],"has":[164],"potential":[165],"realize":[167],"efficient":[168],"applicable":[172],"wide":[175],"range":[176],"patterns":[180],"modest":[182],"DRAM.":[184]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2020,"cited_by_count":1}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}