{"id":"https://openalex.org/W2805988054","doi":"https://doi.org/10.1109/coolchips.2018.8373080","title":"A programmable analog calculation unit for vector computations","display_name":"A programmable analog calculation unit for vector computations","publication_year":2018,"publication_date":"2018-04-01","ids":{"openalex":"https://openalex.org/W2805988054","doi":"https://doi.org/10.1109/coolchips.2018.8373080","mag":"2805988054"},"language":"en","primary_location":{"id":"doi:10.1109/coolchips.2018.8373080","is_oa":false,"landing_page_url":"https://doi.org/10.1109/coolchips.2018.8373080","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE Symposium in Low-Power and High-Speed Chips (COOL CHIPS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5035803579","display_name":"Noriyuki Uetake","orcid":null},"institutions":[{"id":"https://openalex.org/I75917431","display_name":"Nara Institute of Science and Technology","ror":"https://ror.org/05bhada84","country_code":"JP","type":"education","lineage":["https://openalex.org/I75917431"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Noriyuki Uetake","raw_affiliation_strings":["Graduate School of Information Science, Nara Institute of Science and Technology, Ikoma, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Graduate School of Information Science, Nara Institute of Science and Technology, Ikoma, Japan","institution_ids":["https://openalex.org/I75917431"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101464173","display_name":"Renyuan Zhang","orcid":"https://orcid.org/0000-0002-2635-2077"},"institutions":[{"id":"https://openalex.org/I75917431","display_name":"Nara Institute of Science and Technology","ror":"https://ror.org/05bhada84","country_code":"JP","type":"education","lineage":["https://openalex.org/I75917431"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Renyuan Zhang","raw_affiliation_strings":["Graduate School of Information Science, Nara Institute of Science and Technology, Ikoma, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Graduate School of Information Science, Nara Institute of Science and Technology, Ikoma, Japan","institution_ids":["https://openalex.org/I75917431"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5042516424","display_name":"Takashi Nakada","orcid":"https://orcid.org/0000-0001-7512-2545"},"institutions":[{"id":"https://openalex.org/I75917431","display_name":"Nara Institute of Science and Technology","ror":"https://ror.org/05bhada84","country_code":"JP","type":"education","lineage":["https://openalex.org/I75917431"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Takashi Nakada","raw_affiliation_strings":["Graduate School of Information Science, Nara Institute of Science and Technology, Ikoma, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Graduate School of Information Science, Nara Institute of Science and Technology, Ikoma, Japan","institution_ids":["https://openalex.org/I75917431"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5074853381","display_name":"Yasuhiko Nakashima","orcid":"https://orcid.org/0000-0002-9457-5061"},"institutions":[{"id":"https://openalex.org/I75917431","display_name":"Nara Institute of Science and Technology","ror":"https://ror.org/05bhada84","country_code":"JP","type":"education","lineage":["https://openalex.org/I75917431"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Yasuhiko Nakashima","raw_affiliation_strings":["Graduate School of Information Science, Nara Institute of Science and Technology, Ikoma, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Graduate School of Information Science, Nara Institute of Science and Technology, Ikoma, Japan","institution_ids":["https://openalex.org/I75917431"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I75917431"],"apc_list":null,"apc_paid":null,"fwci":1.0366,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.70509126,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"3"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9969000220298767,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9958999752998352,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/kernel","display_name":"Kernel (algebra)","score":0.6237761974334717},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5924100875854492},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.5811333656311035},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5684443712234497},{"id":"https://openalex.org/keywords/support-vector-machine","display_name":"Support vector machine","score":0.5197145938873291},{"id":"https://openalex.org/keywords/unit-vector","display_name":"Unit vector","score":0.516681432723999},{"id":"https://openalex.org/keywords/gaussian","display_name":"Gaussian","score":0.48277273774147034},{"id":"https://openalex.org/keywords/vector-processor","display_name":"Vector processor","score":0.46712973713874817},{"id":"https://openalex.org/keywords/gaussian-function","display_name":"Gaussian function","score":0.45592665672302246},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.43837612867355347},{"id":"https://openalex.org/keywords/analogue-electronics","display_name":"Analogue electronics","score":0.4216074049472809},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.41225677728652954},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.39011910557746887},{"id":"https://openalex.org/keywords/computational-science","display_name":"Computational science","score":0.3269932270050049},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.2844832241535187},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.26128748059272766},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12369748950004578},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.12160807847976685},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.09292766451835632},{"id":"https://openalex.org/keywords/discrete-mathematics","display_name":"Discrete mathematics","score":0.08622738718986511},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.07744696736335754}],"concepts":[{"id":"https://openalex.org/C74193536","wikidata":"https://www.wikidata.org/wiki/Q574844","display_name":"Kernel (algebra)","level":2,"score":0.6237761974334717},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5924100875854492},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.5811333656311035},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5684443712234497},{"id":"https://openalex.org/C12267149","wikidata":"https://www.wikidata.org/wiki/Q282453","display_name":"Support vector machine","level":2,"score":0.5197145938873291},{"id":"https://openalex.org/C84316537","wikidata":"https://www.wikidata.org/wiki/Q36255","display_name":"Unit vector","level":2,"score":0.516681432723999},{"id":"https://openalex.org/C163716315","wikidata":"https://www.wikidata.org/wiki/Q901177","display_name":"Gaussian","level":2,"score":0.48277273774147034},{"id":"https://openalex.org/C161824985","wikidata":"https://www.wikidata.org/wiki/Q919509","display_name":"Vector processor","level":2,"score":0.46712973713874817},{"id":"https://openalex.org/C7218915","wikidata":"https://www.wikidata.org/wiki/Q1054475","display_name":"Gaussian function","level":3,"score":0.45592665672302246},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.43837612867355347},{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.4216074049472809},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.41225677728652954},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.39011910557746887},{"id":"https://openalex.org/C459310","wikidata":"https://www.wikidata.org/wiki/Q117801","display_name":"Computational science","level":1,"score":0.3269932270050049},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.2844832241535187},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.26128748059272766},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12369748950004578},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.12160807847976685},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.09292766451835632},{"id":"https://openalex.org/C118615104","wikidata":"https://www.wikidata.org/wiki/Q121416","display_name":"Discrete mathematics","level":1,"score":0.08622738718986511},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.07744696736335754},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/coolchips.2018.8373080","is_oa":false,"landing_page_url":"https://doi.org/10.1109/coolchips.2018.8373080","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE Symposium in Low-Power and High-Speed Chips (COOL CHIPS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G6429117094","display_name":"Near-memory efficient computing platform leading edge-computing","funder_award_id":"17H00730","funder_id":"https://openalex.org/F4320334764","funder_display_name":"Japan Society for the Promotion of Science"}],"funders":[{"id":"https://openalex.org/F4320334764","display_name":"Japan Society for the Promotion of Science","ror":"https://ror.org/00hhkn466"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1991151262","https://openalex.org/W1999533217","https://openalex.org/W2036350498","https://openalex.org/W2153635508","https://openalex.org/W2157954477","https://openalex.org/W2265166184","https://openalex.org/W2460688588","https://openalex.org/W2589986623","https://openalex.org/W2622617080","https://openalex.org/W2798900564","https://openalex.org/W6648088195","https://openalex.org/W6750591063"],"related_works":["https://openalex.org/W145098650","https://openalex.org/W1531853734","https://openalex.org/W2051350730","https://openalex.org/W2279224483","https://openalex.org/W2028682231","https://openalex.org/W105682258","https://openalex.org/W2088034942","https://openalex.org/W2170859428","https://openalex.org/W567328268","https://openalex.org/W2805988054"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"a":[3,89],"programmable":[4],"analog":[5,52],"calculation":[6,118],"unit":[7,119],"is":[8,28,47,54,86,105],"designed":[9,87],"for":[10,95,137],"computing":[11],"arbitrary":[12,74],"functions":[13,62,76,125],"of":[14,40,44,63,102,132],"highly":[15],"dimensional":[16,142],"vectors":[17,46],"in":[18,71,88,126],"real-time.":[19],"The":[20,83],"support":[21,45],"vector":[22,33,75,96],"regression":[23],"algorithm":[24],"with":[25,98,128],"Gaussian":[26,60],"kernels":[27],"employed":[29],"to":[30,56],"approximately":[31],"retrieve":[32],"calculations.":[34],"Through":[35],"the":[36,42,67,99,112,116,123,129],"proposed":[37,117],"efficient":[38],"scheme":[39],"regression,":[41],"number":[43],"greatly":[48],"reduced.":[49],"A":[50],"compact":[51],"circuit":[53,113],"implemented":[55,106],"generate":[57],"dynamically":[58],"tunable":[59],"kernel":[61,68],"vectors.":[64],"By":[65],"integrating":[66],"generation":[69],"circuits":[70],"fully":[72],"parallel,":[73],"are":[77],"retrieved":[78],"without":[79],"any":[80],"clock-cycle":[81],"latency.":[82],"proof-of-concept":[84],"processor":[85],"standard":[90],"0.18":[91],"um":[92],"CMOS":[93],"technology":[94],"calculations":[97],"maximum":[100,130],"dimensions":[101],"nine,":[103],"which":[104],"by":[107],"only":[108],"9460":[109],"transistors.":[110],"From":[111],"simulation":[114],"results,":[115],"successfully":[120],"retrieves":[121],"all":[122],"example":[124],"real-time":[127],"inaccuracy":[131],"2.92%,":[133],"4.2%,":[134],"and":[135,140],"10.85%":[136],"one,":[138],"two,":[139],"nine":[141],"regressions,":[143],"respectively.":[144]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}