{"id":"https://openalex.org/W2625513906","doi":"https://doi.org/10.1109/coolchips.2017.7946380","title":"An Adjacent-Line-Merging Writeback Scheme for STT-RAM last-level caches","display_name":"An Adjacent-Line-Merging Writeback Scheme for STT-RAM last-level caches","publication_year":2017,"publication_date":"2017-04-01","ids":{"openalex":"https://openalex.org/W2625513906","doi":"https://doi.org/10.1109/coolchips.2017.7946380","mag":"2625513906"},"language":"en","primary_location":{"id":"doi:10.1109/coolchips.2017.7946380","is_oa":false,"landing_page_url":"https://doi.org/10.1109/coolchips.2017.7946380","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE Symposium in Low-Power and High-Speed Chips (COOL CHIPS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5069374897","display_name":"Masayuki Sato","orcid":"https://orcid.org/0000-0002-4186-5014"},"institutions":[{"id":"https://openalex.org/I201537933","display_name":"Tohoku University","ror":"https://ror.org/01dq60k83","country_code":"JP","type":"education","lineage":["https://openalex.org/I201537933"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Masayuki Sato","raw_affiliation_strings":["Graduare School of Information Sciences, Tohoku University, Sendai, Miyagi, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Graduare School of Information Sciences, Tohoku University, Sendai, Miyagi, Japan","institution_ids":["https://openalex.org/I201537933"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024647052","display_name":"Zentaro Sakai","orcid":null},"institutions":[{"id":"https://openalex.org/I201537933","display_name":"Tohoku University","ror":"https://ror.org/01dq60k83","country_code":"JP","type":"education","lineage":["https://openalex.org/I201537933"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Zentaro Sakai","raw_affiliation_strings":["Graduare School of Information Sciences, Tohoku University, Sendai, Miyagi, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Graduare School of Information Sciences, Tohoku University, Sendai, Miyagi, Japan","institution_ids":["https://openalex.org/I201537933"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033954091","display_name":"Ryusuke Egawa","orcid":"https://orcid.org/0000-0001-8966-867X"},"institutions":[{"id":"https://openalex.org/I4210093896","display_name":"Tohoku University Hospital","ror":"https://ror.org/00kcd6x60","country_code":"JP","type":"healthcare","lineage":["https://openalex.org/I4210093896"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Ryusuke Egawa","raw_affiliation_strings":["Cyberscience Center, Tohoku University, Sendai, Miyagi, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Cyberscience Center, Tohoku University, Sendai, Miyagi, Japan","institution_ids":["https://openalex.org/I4210093896"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5007893254","display_name":"Hiroaki Kobayashi","orcid":"https://orcid.org/0000-0002-3350-1413"},"institutions":[{"id":"https://openalex.org/I201537933","display_name":"Tohoku University","ror":"https://ror.org/01dq60k83","country_code":"JP","type":"education","lineage":["https://openalex.org/I201537933"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Hiroaki Kobayashi","raw_affiliation_strings":["Graduare School of Information Sciences, Tohoku University, Sendai, Miyagi, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Graduare School of Information Sciences, Tohoku University, Sendai, Miyagi, Japan","institution_ids":["https://openalex.org/I201537933"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"2"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.8408985137939453},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6936910152435303},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.6779464483261108},{"id":"https://openalex.org/keywords/energy-consumption","display_name":"Energy consumption","score":0.60652756690979},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.6056997179985046},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.5714751482009888},{"id":"https://openalex.org/keywords/line","display_name":"Line (geometry)","score":0.5047777891159058},{"id":"https://openalex.org/keywords/random-access-memory","display_name":"Random access memory","score":0.4884296953678131},{"id":"https://openalex.org/keywords/read-write-memory","display_name":"Read-write memory","score":0.4846954643726349},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.4547649025917053},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4078589081764221},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3643730580806732},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.2975637912750244},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.19358426332473755},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.19032424688339233}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.8408985137939453},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6936910152435303},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.6779464483261108},{"id":"https://openalex.org/C2780165032","wikidata":"https://www.wikidata.org/wiki/Q16869822","display_name":"Energy consumption","level":2,"score":0.60652756690979},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.6056997179985046},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.5714751482009888},{"id":"https://openalex.org/C198352243","wikidata":"https://www.wikidata.org/wiki/Q37105","display_name":"Line (geometry)","level":2,"score":0.5047777891159058},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.4884296953678131},{"id":"https://openalex.org/C2776321774","wikidata":"https://www.wikidata.org/wiki/Q891131","display_name":"Read-write memory","level":3,"score":0.4846954643726349},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.4547649025917053},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4078589081764221},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3643730580806732},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.2975637912750244},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.19358426332473755},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19032424688339233},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/coolchips.2017.7946380","is_oa":false,"landing_page_url":"https://doi.org/10.1109/coolchips.2017.7946380","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE Symposium in Low-Power and High-Speed Chips (COOL CHIPS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.9100000262260437}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1979955706","https://openalex.org/W2147657366","https://openalex.org/W2156159026","https://openalex.org/W4231378725","https://openalex.org/W4249654426","https://openalex.org/W6682917345"],"related_works":["https://openalex.org/W1909296377","https://openalex.org/W2089002058","https://openalex.org/W3185029353","https://openalex.org/W3116379964","https://openalex.org/W2766443086","https://openalex.org/W2793465010","https://openalex.org/W2967161359","https://openalex.org/W2915176329","https://openalex.org/W1744689038","https://openalex.org/W1586455594"],"abstract_inverted_index":{"Spin-Transfer":[0],"Torque":[1],"RAM":[2],"(STT-RAM)":[3],"has":[4],"a":[5,24],"higher":[6],"density":[7],"than":[8],"SRAM":[9],"and":[10,12,75,103],"non-volatility,":[11],"is":[13,29,43],"expected":[14],"to":[15,79,101],"be":[16],"used":[17],"as":[18,83],"the":[19,32,45,50,80,91,96],"last-level":[20],"cache":[21],"(LLC)":[22],"of":[23,35,49],"microprocessor.":[25],"One":[26],"technical":[27],"issue":[28],"that,":[30],"since":[31],"energy":[33,47,97],"cost":[34],"write":[36,76],"access":[37],"requests":[38],"for":[39,55],"an":[40,63],"STT-RAM":[41,51,81],"LLC":[42,52,82],"expensive,":[44],"total":[46],"consumption":[48,98],"may":[53],"increase":[54],"some":[56],"write-intensive":[57],"applications.":[58],"Therefore,":[59],"this":[60],"paper":[61],"proposes":[62],"Adjacent-Line-Merging":[64],"Writeback":[65],"Scheme.":[66],"The":[67,86],"proposed":[68,92],"scheme":[69,93],"dynamically":[70],"merges":[71],"two":[72],"adjacent":[73],"lines":[74],"them":[77],"back":[78],"one":[84],"line.":[85],"evaluation":[87],"results":[88],"show":[89],"that":[90],"can":[94],"reduce":[95],"by":[99],"up":[100],"28%,":[102],"10.4%":[104],"on":[105],"average.":[106]},"counts_by_year":[{"year":2018,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}