{"id":"https://openalex.org/W2145574319","doi":"https://doi.org/10.1109/coolchips.2015.7158657","title":"Power management on 14 nm Intel® Core− M processor","display_name":"Power management on 14 nm Intel® Core− M processor","publication_year":2015,"publication_date":"2015-04-01","ids":{"openalex":"https://openalex.org/W2145574319","doi":"https://doi.org/10.1109/coolchips.2015.7158657","mag":"2145574319"},"language":"en","primary_location":{"id":"doi:10.1109/coolchips.2015.7158657","is_oa":false,"landing_page_url":"https://doi.org/10.1109/coolchips.2015.7158657","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE Symposium in Low-Power and High-Speed Chips (COOL CHIPS XVIII)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5051404042","display_name":"Anant Deval","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Anant Deval","raw_affiliation_strings":["Intel Corporation, Platform Engineering Group, Oregon, U.S.A","Platform Engineering Group, Intel Corporation, 2111 NE 25th Ave, Hillsboro, Oregon, U.S.A"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Platform Engineering Group, Oregon, U.S.A","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Platform Engineering Group, Intel Corporation, 2111 NE 25th Ave, Hillsboro, Oregon, U.S.A","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5002096173","display_name":"Avinash Ananthakrishnan","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Avinash Ananthakrishnan","raw_affiliation_strings":["Intel Corporation, Platform Engineering Group, Oregon, U.S.A","Platform Engineering Group, Intel Corporation, 2111 NE 25th Ave, Hillsboro, Oregon, U.S.A"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Platform Engineering Group, Oregon, U.S.A","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Platform Engineering Group, Intel Corporation, 2111 NE 25th Ave, Hillsboro, Oregon, U.S.A","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5017648790","display_name":"Craig Forbell","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Craig Forbell","raw_affiliation_strings":["Intel Corporation, California, U.S.A","Platform Engineering Group, Intel Corporation, 2200, Mission College Blvd., Santa Clara, California, U.S.A"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, California, U.S.A","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Platform Engineering Group, Intel Corporation, 2200, Mission College Blvd., Santa Clara, California, U.S.A","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5051404042"],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":0.7891,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.76458819,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"3"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6490402817726135},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.5631262063980103},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.5610858798027039},{"id":"https://openalex.org/keywords/factor","display_name":"Factor (programming language)","score":0.5453367829322815},{"id":"https://openalex.org/keywords/graphics","display_name":"Graphics","score":0.5446621179580688},{"id":"https://openalex.org/keywords/core","display_name":"Core (optical fiber)","score":0.5267726182937622},{"id":"https://openalex.org/keywords/duty-cycle","display_name":"Duty cycle","score":0.5253654718399048},{"id":"https://openalex.org/keywords/power-management","display_name":"Power management","score":0.4718960225582123},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.44285932183265686},{"id":"https://openalex.org/keywords/battery","display_name":"Battery (electricity)","score":0.42488640546798706},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.40747639536857605},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4038490056991577},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.33599182963371277},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2867649793624878},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.20838713645935059},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20279836654663086},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.12234345078468323},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.09967583417892456}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6490402817726135},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.5631262063980103},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5610858798027039},{"id":"https://openalex.org/C2781039887","wikidata":"https://www.wikidata.org/wiki/Q1391724","display_name":"Factor (programming language)","level":2,"score":0.5453367829322815},{"id":"https://openalex.org/C21442007","wikidata":"https://www.wikidata.org/wiki/Q1027879","display_name":"Graphics","level":2,"score":0.5446621179580688},{"id":"https://openalex.org/C2164484","wikidata":"https://www.wikidata.org/wiki/Q5170150","display_name":"Core (optical fiber)","level":2,"score":0.5267726182937622},{"id":"https://openalex.org/C199822604","wikidata":"https://www.wikidata.org/wiki/Q557120","display_name":"Duty cycle","level":3,"score":0.5253654718399048},{"id":"https://openalex.org/C2778774385","wikidata":"https://www.wikidata.org/wiki/Q4437810","display_name":"Power management","level":3,"score":0.4718960225582123},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.44285932183265686},{"id":"https://openalex.org/C555008776","wikidata":"https://www.wikidata.org/wiki/Q267298","display_name":"Battery (electricity)","level":3,"score":0.42488640546798706},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.40747639536857605},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4038490056991577},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.33599182963371277},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2867649793624878},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.20838713645935059},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20279836654663086},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.12234345078468323},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.09967583417892456},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/coolchips.2015.7158657","is_oa":false,"landing_page_url":"https://doi.org/10.1109/coolchips.2015.7158657","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE Symposium in Low-Power and High-Speed Chips (COOL CHIPS XVIII)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8999999761581421,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1971575710","https://openalex.org/W2007376044","https://openalex.org/W2035713928","https://openalex.org/W2070525241","https://openalex.org/W2151037583","https://openalex.org/W2419659933","https://openalex.org/W2536874909","https://openalex.org/W6643191815","https://openalex.org/W6682199491"],"related_works":["https://openalex.org/W2900105712","https://openalex.org/W4385507351","https://openalex.org/W881306924","https://openalex.org/W2885118911","https://openalex.org/W2808114008","https://openalex.org/W2017269528","https://openalex.org/W2027390683","https://openalex.org/W2735584550","https://openalex.org/W2898122376","https://openalex.org/W3013222071"],"abstract_inverted_index":{"The":[0],"desire":[1],"to":[2,33,43,78],"deliver":[3],"breakthrough":[4],"performance":[5,45,64],"in":[6,14,59,63,69],"a":[7,73,79],"tablet":[8],"form":[9,82],"factor":[10],"required":[11],"several":[12],"innovations":[13],"the":[15],"14nm":[16],"Intel\u00ae":[17],"flagship":[18],"Core\u2122":[19],"processor":[20],"(Broadwell).":[21],"Better":[22],"frequency":[23],"control":[24],"algorithms":[25,40],"including":[26],"duty":[27],"cycling":[28],"graphics":[29],"cores":[30],"were":[31,41],"developed":[32,42],"improve":[34],"energy":[35],"efficiency.":[36],"New":[37],"power":[38,54],"sharing":[39],"maximize":[44],"of":[46],"multiple":[47],"compute":[48],"domains":[49],"within":[50],"tight":[51],"thermal":[52],"and":[53,65],"delivery":[55],"constraints.":[56],"Innovations":[57],"resulted":[58],"upto":[60,66],"50%":[61],"increase":[62],"25%":[67],"improvement":[68],"battery":[70],"life":[71],"over":[72],"Haswell":[74],"system":[75],"thermally":[76],"constrained":[77],"4.5W":[80],"fanless":[81],"factor.":[83]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":1}],"updated_date":"2026-01-13T01:12:25.745995","created_date":"2025-10-10T00:00:00"}