{"id":"https://openalex.org/W1980370885","doi":"https://doi.org/10.1109/coolchips.2014.6842946","title":"Establishing a standard interface between multi-manycore and software tools - SHIM","display_name":"Establishing a standard interface between multi-manycore and software tools - SHIM","publication_year":2014,"publication_date":"2014-04-01","ids":{"openalex":"https://openalex.org/W1980370885","doi":"https://doi.org/10.1109/coolchips.2014.6842946","mag":"1980370885"},"language":"en","primary_location":{"id":"doi:10.1109/coolchips.2014.6842946","is_oa":false,"landing_page_url":"https://doi.org/10.1109/coolchips.2014.6842946","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE COOL Chips XVII","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5043690533","display_name":"Masaki Gondo","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Masaki Gondo","raw_affiliation_strings":["eSOL Co., Ltd, Nakano-ku, Tokyo, Japan","eSOL Co., Ltd., Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"eSOL Co., Ltd, Nakano-ku, Tokyo, Japan","institution_ids":[]},{"raw_affiliation_string":"eSOL Co., Ltd., Tokyo, Japan","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112816387","display_name":"Fumio Arakawa","orcid":null},"institutions":[{"id":"https://openalex.org/I60134161","display_name":"Nagoya University","ror":"https://ror.org/04chrp450","country_code":"JP","type":"education","lineage":["https://openalex.org/I60134161"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Fumio Arakawa","raw_affiliation_strings":["Graduate School of Information Science, Nagoya University, Nagoya, Japan","Grad. School of Information Science, Nagoya University, Nagoya, Japan"],"affiliations":[{"raw_affiliation_string":"Graduate School of Information Science, Nagoya University, Nagoya, Japan","institution_ids":["https://openalex.org/I60134161"]},{"raw_affiliation_string":"Grad. School of Information Science, Nagoya University, Nagoya, Japan","institution_ids":["https://openalex.org/I60134161"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5037803109","display_name":"Masato Edahiro","orcid":"https://orcid.org/0000-0003-2188-2690"},"institutions":[{"id":"https://openalex.org/I60134161","display_name":"Nagoya University","ror":"https://ror.org/04chrp450","country_code":"JP","type":"education","lineage":["https://openalex.org/I60134161"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Masato Edahiro","raw_affiliation_strings":["Graduate School of Information Science, Nagoya University, Nagoya, Japan","Grad. School of Information Science, Nagoya University, Nagoya, Japan"],"affiliations":[{"raw_affiliation_string":"Graduate School of Information Science, Nagoya University, Nagoya, Japan","institution_ids":["https://openalex.org/I60134161"]},{"raw_affiliation_string":"Grad. School of Information Science, Nagoya University, Nagoya, Japan","institution_ids":["https://openalex.org/I60134161"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5043690533"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.613,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.66941636,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"3"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10715","display_name":"Distributed and Parallel Computing Systems","score":0.9969000220298767,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9907000064849854,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7883000373840332},{"id":"https://openalex.org/keywords/shim","display_name":"Shim (computing)","score":0.7364211678504944},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.6248272657394409},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.5422223210334778},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.5295466184616089},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5193729996681213},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4904136657714844},{"id":"https://openalex.org/keywords/hardware-architecture","display_name":"Hardware architecture","score":0.47679567337036133},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.41112542152404785},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.35229799151420593}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7883000373840332},{"id":"https://openalex.org/C2780493668","wikidata":"https://www.wikidata.org/wiki/Q240815","display_name":"Shim (computing)","level":3,"score":0.7364211678504944},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.6248272657394409},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.5422223210334778},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.5295466184616089},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5193729996681213},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4904136657714844},{"id":"https://openalex.org/C65232700","wikidata":"https://www.wikidata.org/wiki/Q5656403","display_name":"Hardware architecture","level":3,"score":0.47679567337036133},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.41112542152404785},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.35229799151420593},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0},{"id":"https://openalex.org/C126322002","wikidata":"https://www.wikidata.org/wiki/Q11180","display_name":"Internal medicine","level":1,"score":0.0},{"id":"https://openalex.org/C2779929075","wikidata":"https://www.wikidata.org/wiki/Q184674","display_name":"Erectile dysfunction","level":2,"score":0.0},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0},{"id":"https://openalex.org/C71924100","wikidata":"https://www.wikidata.org/wiki/Q11190","display_name":"Medicine","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/coolchips.2014.6842946","is_oa":false,"landing_page_url":"https://doi.org/10.1109/coolchips.2014.6842946","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE COOL Chips XVII","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.6100000143051147}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":1,"referenced_works":["https://openalex.org/W2115611348"],"related_works":["https://openalex.org/W2189384956","https://openalex.org/W2155487745","https://openalex.org/W2052781789","https://openalex.org/W2137527211","https://openalex.org/W2128874743","https://openalex.org/W2019797092","https://openalex.org/W3023876411","https://openalex.org/W123152114","https://openalex.org/W2127430515","https://openalex.org/W1966261340"],"abstract_inverted_index":{"The":[0,74],"multicore":[1,93],"processors":[2],"are":[3,17,72],"becoming":[4],"norm":[5],"and":[6,46,84,95,112],"a":[7,13,81,113],"processor":[8],"with":[9],"even":[10],"more":[11],"than":[12],"hundred":[14],"of":[15,24,68,120],"cores":[16],"emerging.":[18],"These":[19],"inherently":[20],"require":[21,39],"wide":[22],"range":[23],"software":[25,29,97],"tools":[26,38,57],"to":[27,87,116],"help":[28],"developers.":[30],"However,":[31],"supporting":[32],"these":[33],"complex":[34],"hardware":[35,53,69,94],"by":[36,42,54],"the":[37,43,51,65,89,92,96,104,107,110,118,121],"significant":[40],"effort":[41,86],"tool":[44,115],"vendors,":[45],"each":[47],"invest":[48],"in":[49],"adapting":[50],"new":[52],"modifying":[55],"their":[56],"or":[58],"creating":[59],"proprietary":[60],"configuration":[61],"files,":[62],"while":[63],"often":[64],"similar":[66],"set":[67],"architectural":[70],"information":[71],"needed.":[73],"SHIM,":[75,103],"Software-Hardware":[76],"Interface":[77],"for":[78],"Multi-many-core,":[79],"is":[80],"joint":[82],"industrial":[83],"academic":[85],"standardize":[88],"interface":[90],"between":[91],"tools.":[98],"This":[99],"extended":[100],"abstract":[101],"introduces":[102],"overall":[105],"architecture,":[106],"schema":[108],"used,":[109],"use-cases,":[111],"prototype":[114],"foster":[117],"adaption":[119],"interface.":[122]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}