{"id":"https://openalex.org/W2001677509","doi":"https://doi.org/10.1109/coolchips.2013.6547925","title":"Architecture level TSV count minimization methodology for 3D tree-based FPGA","display_name":"Architecture level TSV count minimization methodology for 3D tree-based FPGA","publication_year":2013,"publication_date":"2013-04-01","ids":{"openalex":"https://openalex.org/W2001677509","doi":"https://doi.org/10.1109/coolchips.2013.6547925","mag":"2001677509"},"language":"en","primary_location":{"id":"doi:10.1109/coolchips.2013.6547925","is_oa":false,"landing_page_url":"https://doi.org/10.1109/coolchips.2013.6547925","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE COOL Chips XVI","raw_type":"proceedings-article"},"type":"preprint","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://hal.science/hal-00873268","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5044271464","display_name":"Vinod Pangracious","orcid":"https://orcid.org/0000-0002-4240-6610"},"institutions":[{"id":"https://openalex.org/I39804081","display_name":"Sorbonne Universit\u00e9","ror":"https://ror.org/02en5vm52","country_code":"FR","type":"education","lineage":["https://openalex.org/I39804081"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"V. Pangracious","raw_affiliation_strings":["LIP6, University of Pierre and Marie Curie, Paris, France","LIP6, Univ. of Pierre & Marie Curie Paris, Paris, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"LIP6, University of Pierre and Marie Curie, Paris, France","institution_ids":["https://openalex.org/I39804081"]},{"raw_affiliation_string":"LIP6, Univ. of Pierre & Marie Curie Paris, Paris, France","institution_ids":["https://openalex.org/I39804081"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108405631","display_name":"Habib Mehrez","orcid":null},"institutions":[{"id":"https://openalex.org/I39804081","display_name":"Sorbonne Universit\u00e9","ror":"https://ror.org/02en5vm52","country_code":"FR","type":"education","lineage":["https://openalex.org/I39804081"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"H. Mehrez","raw_affiliation_strings":["LIP6, University of Pierre and Marie Curie, Paris, France","LIP6, Univ. of Pierre & Marie Curie Paris, Paris, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"LIP6, University of Pierre and Marie Curie, Paris, France","institution_ids":["https://openalex.org/I39804081"]},{"raw_affiliation_string":"LIP6, Univ. of Pierre & Marie Curie Paris, Paris, France","institution_ids":["https://openalex.org/I39804081"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5018343323","display_name":"Zied Marakchi","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Z. Marakchi","raw_affiliation_strings":["FlexRas Technologies, Paris, France","FlexRas Technol. Paris, Paris, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"FlexRas Technologies, Paris, France","institution_ids":[]},{"raw_affiliation_string":"FlexRas Technol. Paris, Paris, France","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.24,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.59490207,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"3"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7906463742256165},{"id":"https://openalex.org/keywords/three-dimensional-integrated-circuit","display_name":"Three-dimensional integrated circuit","score":0.729500949382782},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.623191237449646},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.581323504447937},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5750917196273804},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.4596185088157654},{"id":"https://openalex.org/keywords/through-silicon-via","display_name":"Through-silicon via","score":0.4567831754684448},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4563288688659668},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4261016845703125},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.4165632128715515},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3755043148994446},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.24422934651374817},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.17171505093574524},{"id":"https://openalex.org/keywords/wafer","display_name":"Wafer","score":0.08703306317329407}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7906463742256165},{"id":"https://openalex.org/C59088047","wikidata":"https://www.wikidata.org/wiki/Q229370","display_name":"Three-dimensional integrated circuit","level":3,"score":0.729500949382782},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.623191237449646},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.581323504447937},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5750917196273804},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.4596185088157654},{"id":"https://openalex.org/C45632049","wikidata":"https://www.wikidata.org/wiki/Q1578120","display_name":"Through-silicon via","level":3,"score":0.4567831754684448},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4563288688659668},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4261016845703125},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.4165632128715515},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3755043148994446},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.24422934651374817},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.17171505093574524},{"id":"https://openalex.org/C160671074","wikidata":"https://www.wikidata.org/wiki/Q267131","display_name":"Wafer","level":2,"score":0.08703306317329407},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/coolchips.2013.6547925","is_oa":false,"landing_page_url":"https://doi.org/10.1109/coolchips.2013.6547925","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE COOL Chips XVI","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.406.1854","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.406.1854","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://hal.inria.fr/docs/00/87/32/68/PDF/coolchip2013_vinod.pdf","raw_type":"text"},{"id":"pmh:oai:HAL:hal-00873268v1","is_oa":true,"landing_page_url":"https://hal.science/hal-00873268","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Cool Chips XVI, Apr 2013, Yokohama, Japan. pp.1-3, ⟨10.1109/CoolChips.2013.6547925⟩","raw_type":"Conference papers"}],"best_oa_location":{"id":"pmh:oai:HAL:hal-00873268v1","is_oa":true,"landing_page_url":"https://hal.science/hal-00873268","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Cool Chips XVI, Apr 2013, Yokohama, Japan. pp.1-3, ⟨10.1109/CoolChips.2013.6547925⟩","raw_type":"Conference papers"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.41999998688697815,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W68733363","https://openalex.org/W1830708738","https://openalex.org/W2005226599","https://openalex.org/W2047199967","https://openalex.org/W2089322412","https://openalex.org/W2132668926"],"related_works":["https://openalex.org/W2016970881","https://openalex.org/W2027159884","https://openalex.org/W1990828594","https://openalex.org/W2333804548","https://openalex.org/W2534942874","https://openalex.org/W3093450488","https://openalex.org/W2549021975","https://openalex.org/W2016589506","https://openalex.org/W2376702355","https://openalex.org/W4385062230"],"abstract_inverted_index":{"The":[0,107],"CMOS":[1],"technology":[2,43],"scaling":[3],"has":[4,26],"greatly":[5],"improved":[6],"the":[7,19,32,99,104],"overall":[8],"performance":[9,20],"and":[10,24,75],"density":[11],"of":[12,35,82,117],"Field":[13],"Programmable":[14],"Gate":[15],"Array":[16],"(FPGA),":[17],"nonetheless":[18],"gap":[21],"between":[22,55],"FPGA":[23],"ASIC":[25],"remain":[27],"very":[28],"wide":[29],"mainly":[30],"due":[31],"programming":[33],"overhead":[34],"FPGA.":[36,123],"Three-Dimensional":[37],"(3D)":[38],"integration":[39],"is":[40],"a":[41,67],"promising":[42],"to":[44,72,80,97,114],"reduce":[45],"wire":[46],"lengths.":[47],"Through":[48],"Silicon":[49],"Vias":[50],"(TSV)":[51],"provide":[52],"electrical":[53],"connectivity":[54],"multiple":[56],"active":[57],"device":[58],"planes":[59],"in":[60,120],"3D":[61,83,121],"integrated":[62],"Circuits":[63],"(ICs).":[64],"TSVs":[65],"require":[66],"significant":[68],"silicon":[69],"area":[70],"compared":[71],"planar":[73],"interconnects":[74],"also":[76],"bring":[77],"critical":[78],"challenges":[79],"design":[81],"ICs.":[84],"In":[85],"this":[86],"paper":[87],"we":[88,111],"propose":[89],"an":[90],"architectural":[91],"level":[92],"TSV":[93,100,118],"count":[94,101,119],"optimization":[95],"solution":[96],"minimize":[98,115],"without":[102],"compromising":[103],"chip":[105],"performance.":[106],"experimental":[108],"results":[109],"shows":[110],"are":[112],"able":[113],"40%":[116],"Tree-based":[122]},"counts_by_year":[{"year":2014,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}